]> git.proxmox.com Git - mirror_qemu.git/blob - cpu-exec.c
projects / mirror_qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
CR0.MP/EM/TS support
[mirror_qemu.git] / cpu-exec.c
1 /*
2 * i386 emulator main execution loop
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20 #include "config.h"
21 #include "exec.h"
22 #include "disas.h"
23
24 int tb_invalidated_flag;
25
26 //#define DEBUG_EXEC
27 //#define DEBUG_SIGNAL
28
29 #if defined(TARGET_ARM) || defined(TARGET_SPARC)
30 /* XXX: unify with i386 target */
31 void cpu_loop_exit(void)
32 {
33 longjmp(env->jmp_env, 1);
34 }
35 #endif
36
37 /* main execution loop */
38
39 int cpu_exec(CPUState *env1)
40 {
41 int saved_T0, saved_T1, saved_T2;
42 CPUState *saved_env;
43 #ifdef reg_EAX
44 int saved_EAX;
45 #endif
46 #ifdef reg_ECX
47 int saved_ECX;
48 #endif
49 #ifdef reg_EDX
50 int saved_EDX;
51 #endif
52 #ifdef reg_EBX
53 int saved_EBX;
54 #endif
55 #ifdef reg_ESP
56 int saved_ESP;
57 #endif
58 #ifdef reg_EBP
59 int saved_EBP;
60 #endif
61 #ifdef reg_ESI
62 int saved_ESI;
63 #endif
64 #ifdef reg_EDI
65 int saved_EDI;
66 #endif
67 #ifdef __sparc__
68 int saved_i7, tmp_T0;
69 #endif
70 int code_gen_size, ret, interrupt_request;
71 void (*gen_func)(void);
72 TranslationBlock *tb, **ptb;
73 uint8_t *tc_ptr, *cs_base, *pc;
74 unsigned int flags;
75
76 /* first we save global registers */
77 saved_T0 = T0;
78 saved_T1 = T1;
79 saved_T2 = T2;
80 saved_env = env;
81 env = env1;
82 #ifdef __sparc__
83 /* we also save i7 because longjmp may not restore it */
84 asm volatile ("mov %%i7, %0" : "=r" (saved_i7));
85 #endif
86
87 #if defined(TARGET_I386)
88 #ifdef reg_EAX
89 saved_EAX = EAX;
90 EAX = env->regs[R_EAX];
91 #endif
92 #ifdef reg_ECX
93 saved_ECX = ECX;
94 ECX = env->regs[R_ECX];
95 #endif
96 #ifdef reg_EDX
97 saved_EDX = EDX;
98 EDX = env->regs[R_EDX];
99 #endif
100 #ifdef reg_EBX
101 saved_EBX = EBX;
102 EBX = env->regs[R_EBX];
103 #endif
104 #ifdef reg_ESP
105 saved_ESP = ESP;
106 ESP = env->regs[R_ESP];
107 #endif
108 #ifdef reg_EBP
109 saved_EBP = EBP;
110 EBP = env->regs[R_EBP];
111 #endif
112 #ifdef reg_ESI
113 saved_ESI = ESI;
114 ESI = env->regs[R_ESI];
115 #endif
116 #ifdef reg_EDI
117 saved_EDI = EDI;
118 EDI = env->regs[R_EDI];
119 #endif
120
121 /* put eflags in CPU temporary format */
122 CC_SRC = env->eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
123 DF = 1 - (2 * ((env->eflags >> 10) & 1));
124 CC_OP = CC_OP_EFLAGS;
125 env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
126 #elif defined(TARGET_ARM)
127 {
128 unsigned int psr;
129 psr = env->cpsr;
130 env->CF = (psr >> 29) & 1;
131 env->NZF = (psr & 0xc0000000) ^ 0x40000000;
132 env->VF = (psr << 3) & 0x80000000;
133 env->cpsr = psr & ~0xf0000000;
134 }
135 #elif defined(TARGET_SPARC)
136 #elif defined(TARGET_PPC)
137 #else
138 #error unsupported target CPU
139 #endif
140 env->exception_index = -1;
141
142 /* prepare setjmp context for exception handling */
143 for(;;) {
144 if (setjmp(env->jmp_env) == 0) {
145 env->current_tb = NULL;
146 /* if an exception is pending, we execute it here */
147 if (env->exception_index >= 0) {
148 if (env->exception_index >= EXCP_INTERRUPT) {
149 /* exit request from the cpu execution loop */
150 ret = env->exception_index;
151 break;
152 } else if (env->user_mode_only) {
153 /* if user mode only, we simulate a fake exception
154 which will be hanlded outside the cpu execution
155 loop */
156 #if defined(TARGET_I386)
157 do_interrupt_user(env->exception_index,
158 env->exception_is_int,
159 env->error_code,
160 env->exception_next_eip);
161 #endif
162 ret = env->exception_index;
163 break;
164 } else {
165 #if defined(TARGET_I386)
166 /* simulate a real cpu exception. On i386, it can
167 trigger new exceptions, but we do not handle
168 double or triple faults yet. */
169 do_interrupt(env->exception_index,
170 env->exception_is_int,
171 env->error_code,
172 env->exception_next_eip, 0);
173 #elif defined(TARGET_PPC)
174 do_interrupt(env);
175 #endif
176 }
177 env->exception_index = -1;
178 }
179 T0 = 0; /* force lookup of first TB */
180 for(;;) {
181 #ifdef __sparc__
182 /* g1 can be modified by some libc? functions */
183 tmp_T0 = T0;
184 #endif
185 interrupt_request = env->interrupt_request;
186 if (__builtin_expect(interrupt_request, 0)) {
187 #if defined(TARGET_I386)
188 /* if hardware interrupt pending, we execute it */
189 if ((interrupt_request & CPU_INTERRUPT_HARD) &&
190 (env->eflags & IF_MASK) &&
191 !(env->hflags & HF_INHIBIT_IRQ_MASK)) {
192 int intno;
193 intno = cpu_x86_get_pic_interrupt(env);
194 if (loglevel) {
195 fprintf(logfile, "Servicing hardware INT=0x%02x\n", intno);
196 }
197 do_interrupt(intno, 0, 0, 0, 1);
198 env->interrupt_request &= ~CPU_INTERRUPT_HARD;
199 /* ensure that no TB jump will be modified as
200 the program flow was changed */
201 #ifdef __sparc__
202 tmp_T0 = 0;
203 #else
204 T0 = 0;
205 #endif
206 }
207 #elif defined(TARGET_PPC)
208 if ((interrupt_request & CPU_INTERRUPT_HARD)) {
209 do_queue_exception(EXCP_EXTERNAL);
210 if (check_exception_state(env))
211 do_interrupt(env);
212 env->interrupt_request &= ~CPU_INTERRUPT_HARD;
213 }
214 #endif
215 if (interrupt_request & CPU_INTERRUPT_EXITTB) {
216 env->interrupt_request &= ~CPU_INTERRUPT_EXITTB;
217 /* ensure that no TB jump will be modified as
218 the program flow was changed */
219 #ifdef __sparc__
220 tmp_T0 = 0;
221 #else
222 T0 = 0;
223 #endif
224 }
225 if (interrupt_request & CPU_INTERRUPT_EXIT) {
226 env->interrupt_request &= ~CPU_INTERRUPT_EXIT;
227 env->exception_index = EXCP_INTERRUPT;
228 cpu_loop_exit();
229 }
230 }
231 #ifdef DEBUG_EXEC
232 if (loglevel) {
233 #if defined(TARGET_I386)
234 /* restore flags in standard format */
235 env->regs[R_EAX] = EAX;
236 env->regs[R_EBX] = EBX;
237 env->regs[R_ECX] = ECX;
238 env->regs[R_EDX] = EDX;
239 env->regs[R_ESI] = ESI;
240 env->regs[R_EDI] = EDI;
241 env->regs[R_EBP] = EBP;
242 env->regs[R_ESP] = ESP;
243 env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
244 cpu_x86_dump_state(env, logfile, X86_DUMP_CCOP);
245 env->eflags &= ~(DF_MASK | CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
246 #elif defined(TARGET_ARM)
247 env->cpsr = compute_cpsr();
248 cpu_arm_dump_state(env, logfile, 0);
249 env->cpsr &= ~0xf0000000;
250 #elif defined(TARGET_SPARC)
251 cpu_sparc_dump_state (env, logfile, 0);
252 #elif defined(TARGET_PPC)
253 cpu_ppc_dump_state(env, logfile, 0);
254 #else
255 #error unsupported target CPU
256 #endif
257 }
258 #endif
259 /* we record a subset of the CPU state. It will
260 always be the same before a given translated block
261 is executed. */
262 #if defined(TARGET_I386)
263 flags = env->hflags;
264 flags |= (env->eflags & (IOPL_MASK | TF_MASK | VM_MASK));
265 cs_base = env->segs[R_CS].base;
266 pc = cs_base + env->eip;
267 #elif defined(TARGET_ARM)
268 flags = 0;
269 cs_base = 0;
270 pc = (uint8_t *)env->regs[15];
271 #elif defined(TARGET_SPARC)
272 flags = 0;
273 cs_base = (uint8_t *)env->npc;
274 pc = (uint8_t *) env->pc;
275 #elif defined(TARGET_PPC)
276 flags = 0;
277 cs_base = 0;
278 pc = (uint8_t *)env->nip;
279 #else
280 #error unsupported CPU
281 #endif
282 tb = tb_find(&ptb, (unsigned long)pc, (unsigned long)cs_base,
283 flags);
284 if (!tb) {
285 TranslationBlock **ptb1;
286 unsigned int h;
287 target_ulong phys_pc, phys_page1, phys_page2, virt_page2;
288
289
290 spin_lock(&tb_lock);
291
292 tb_invalidated_flag = 0;
293
294 /* find translated block using physical mappings */
295 phys_pc = get_phys_addr_code(env, (unsigned long)pc);
296 phys_page1 = phys_pc & TARGET_PAGE_MASK;
297 phys_page2 = -1;
298 h = tb_phys_hash_func(phys_pc);
299 ptb1 = &tb_phys_hash[h];
300 for(;;) {
301 tb = *ptb1;
302 if (!tb)
303 goto not_found;
304 if (tb->pc == (unsigned long)pc &&
305 tb->page_addr[0] == phys_page1 &&
306 tb->cs_base == (unsigned long)cs_base &&
307 tb->flags == flags) {
308 /* check next page if needed */
309 if (tb->page_addr[1] != -1) {
310 virt_page2 = ((unsigned long)pc & TARGET_PAGE_MASK) +
311 TARGET_PAGE_SIZE;
312 phys_page2 = get_phys_addr_code(env, virt_page2);
313 if (tb->page_addr[1] == phys_page2)
314 goto found;
315 } else {
316 goto found;
317 }
318 }
319 ptb1 = &tb->phys_hash_next;
320 }
321 not_found:
322 /* if no translated code available, then translate it now */
323 tb = tb_alloc((unsigned long)pc);
324 if (!tb) {
325 /* flush must be done */
326 tb_flush(env);
327 /* cannot fail at this point */
328 tb = tb_alloc((unsigned long)pc);
329 /* don't forget to invalidate previous TB info */
330 ptb = &tb_hash[tb_hash_func((unsigned long)pc)];
331 T0 = 0;
332 }
333 tc_ptr = code_gen_ptr;
334 tb->tc_ptr = tc_ptr;
335 tb->cs_base = (unsigned long)cs_base;
336 tb->flags = flags;
337 cpu_gen_code(env, tb, CODE_GEN_MAX_SIZE, &code_gen_size);
338 code_gen_ptr = (void *)(((unsigned long)code_gen_ptr + code_gen_size + CODE_GEN_ALIGN - 1) & ~(CODE_GEN_ALIGN - 1));
339
340 /* check next page if needed */
341 virt_page2 = ((unsigned long)pc + tb->size - 1) & TARGET_PAGE_MASK;
342 phys_page2 = -1;
343 if (((unsigned long)pc & TARGET_PAGE_MASK) != virt_page2) {
344 phys_page2 = get_phys_addr_code(env, virt_page2);
345 }
346 tb_link_phys(tb, phys_pc, phys_page2);
347
348 found:
349 if (tb_invalidated_flag) {
350 /* as some TB could have been invalidated because
351 of memory exceptions while generating the code, we
352 must recompute the hash index here */
353 ptb = &tb_hash[tb_hash_func((unsigned long)pc)];
354 while (*ptb != NULL)
355 ptb = &(*ptb)->hash_next;
356 T0 = 0;
357 }
358 /* we add the TB in the virtual pc hash table */
359 *ptb = tb;
360 tb->hash_next = NULL;
361 tb_link(tb);
362 spin_unlock(&tb_lock);
363 }
364 #ifdef DEBUG_EXEC
365 if (loglevel) {
366 fprintf(logfile, "Trace 0x%08lx [0x%08lx] %s\n",
367 (long)tb->tc_ptr, (long)tb->pc,
368 lookup_symbol((void *)tb->pc));
369 }
370 #endif
371 #ifdef __sparc__
372 T0 = tmp_T0;
373 #endif
374 /* see if we can patch the calling TB. */
375 if (T0 != 0
376 #if defined(TARGET_I386) && defined(USE_CODE_COPY)
377 && (tb->cflags & CF_CODE_COPY) ==
378 (((TranslationBlock *)(T0 & ~3))->cflags & CF_CODE_COPY)
379 #endif
380 ) {
381 spin_lock(&tb_lock);
382 tb_add_jump((TranslationBlock *)(T0 & ~3), T0 & 3, tb);
383 spin_unlock(&tb_lock);
384 }
385 tc_ptr = tb->tc_ptr;
386 env->current_tb = tb;
387 /* execute the generated code */
388 gen_func = (void *)tc_ptr;
389 #if defined(__sparc__)
390 __asm__ __volatile__("call %0\n\t"
391 "mov %%o7,%%i0"
392 : /* no outputs */
393 : "r" (gen_func)
394 : "i0", "i1", "i2", "i3", "i4", "i5");
395 #elif defined(__arm__)
396 asm volatile ("mov pc, %0\n\t"
397 ".global exec_loop\n\t"
398 "exec_loop:\n\t"
399 : /* no outputs */
400 : "r" (gen_func)
401 : "r1", "r2", "r3", "r8", "r9", "r10", "r12", "r14");
402 #elif defined(TARGET_I386) && defined(USE_CODE_COPY)
403 {
404 if (!(tb->cflags & CF_CODE_COPY)) {
405 gen_func();
406 } else {
407 /* we work with native eflags */
408 CC_SRC = cc_table[CC_OP].compute_all();
409 CC_OP = CC_OP_EFLAGS;
410 asm(".globl exec_loop\n"
411 "\n"
412 "debug1:\n"
413 " pushl %%ebp\n"
414 " fs movl %10, %9\n"
415 " fs movl %11, %%eax\n"
416 " andl $0x400, %%eax\n"
417 " fs orl %8, %%eax\n"
418 " pushl %%eax\n"
419 " popf\n"
420 " fs movl %%esp, %12\n"
421 " fs movl %0, %%eax\n"
422 " fs movl %1, %%ecx\n"
423 " fs movl %2, %%edx\n"
424 " fs movl %3, %%ebx\n"
425 " fs movl %4, %%esp\n"
426 " fs movl %5, %%ebp\n"
427 " fs movl %6, %%esi\n"
428 " fs movl %7, %%edi\n"
429 " fs jmp *%9\n"
430 "exec_loop:\n"
431 " fs movl %%esp, %4\n"
432 " fs movl %12, %%esp\n"
433 " fs movl %%eax, %0\n"
434 " fs movl %%ecx, %1\n"
435 " fs movl %%edx, %2\n"
436 " fs movl %%ebx, %3\n"
437 " fs movl %%ebp, %5\n"
438 " fs movl %%esi, %6\n"
439 " fs movl %%edi, %7\n"
440 " pushf\n"
441 " popl %%eax\n"
442 " movl %%eax, %%ecx\n"
443 " andl $0x400, %%ecx\n"
444 " shrl $9, %%ecx\n"
445 " andl $0x8d5, %%eax\n"
446 " fs movl %%eax, %8\n"
447 " movl $1, %%eax\n"
448 " subl %%ecx, %%eax\n"
449 " fs movl %%eax, %11\n"
450 " fs movl %9, %%ebx\n" /* get T0 value */
451 " popl %%ebp\n"
452 :
453 : "m" (*(uint8_t *)offsetof(CPUState, regs[0])),
454 "m" (*(uint8_t *)offsetof(CPUState, regs[1])),
455 "m" (*(uint8_t *)offsetof(CPUState, regs[2])),
456 "m" (*(uint8_t *)offsetof(CPUState, regs[3])),
457 "m" (*(uint8_t *)offsetof(CPUState, regs[4])),
458 "m" (*(uint8_t *)offsetof(CPUState, regs[5])),
459 "m" (*(uint8_t *)offsetof(CPUState, regs[6])),
460 "m" (*(uint8_t *)offsetof(CPUState, regs[7])),
461 "m" (*(uint8_t *)offsetof(CPUState, cc_src)),
462 "m" (*(uint8_t *)offsetof(CPUState, tmp0)),
463 "a" (gen_func),
464 "m" (*(uint8_t *)offsetof(CPUState, df)),
465 "m" (*(uint8_t *)offsetof(CPUState, saved_esp))
466 : "%ecx", "%edx"
467 );
468 }
469 }
470 #else
471 gen_func();
472 #endif
473 env->current_tb = NULL;
474 /* reset soft MMU for next block (it can currently
475 only be set by a memory fault) */
476 #if defined(TARGET_I386) && !defined(CONFIG_SOFTMMU)
477 if (env->hflags & HF_SOFTMMU_MASK) {
478 env->hflags &= ~HF_SOFTMMU_MASK;
479 /* do not allow linking to another block */
480 T0 = 0;
481 }
482 #endif
483 }
484 } else {
485 }
486 } /* for(;;) */
487
488
489 #if defined(TARGET_I386)
490 /* restore flags in standard format */
491 env->eflags = env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
492
493 /* restore global registers */
494 #ifdef reg_EAX
495 EAX = saved_EAX;
496 #endif
497 #ifdef reg_ECX
498 ECX = saved_ECX;
499 #endif
500 #ifdef reg_EDX
501 EDX = saved_EDX;
502 #endif
503 #ifdef reg_EBX
504 EBX = saved_EBX;
505 #endif
506 #ifdef reg_ESP
507 ESP = saved_ESP;
508 #endif
509 #ifdef reg_EBP
510 EBP = saved_EBP;
511 #endif
512 #ifdef reg_ESI
513 ESI = saved_ESI;
514 #endif
515 #ifdef reg_EDI
516 EDI = saved_EDI;
517 #endif
518 #elif defined(TARGET_ARM)
519 env->cpsr = compute_cpsr();
520 #elif defined(TARGET_SPARC)
521 #elif defined(TARGET_PPC)
522 #else
523 #error unsupported target CPU
524 #endif
525 #ifdef __sparc__
526 asm volatile ("mov %0, %%i7" : : "r" (saved_i7));
527 #endif
528 T0 = saved_T0;
529 T1 = saved_T1;
530 T2 = saved_T2;
531 env = saved_env;
532 return ret;
533 }
534
535 #if defined(TARGET_I386) && defined(CONFIG_USER_ONLY)
536
537 void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector)
538 {
539 CPUX86State *saved_env;
540
541 saved_env = env;
542 env = s;
543 if (!(env->cr[0] & CR0_PE_MASK) || (env->eflags & VM_MASK)) {
544 selector &= 0xffff;
545 cpu_x86_load_seg_cache(env, seg_reg, selector,
546 (uint8_t *)(selector << 4), 0xffff, 0);
547 } else {
548 load_seg(seg_reg, selector);
549 }
550 env = saved_env;
551 }
552
553 void cpu_x86_fsave(CPUX86State *s, uint8_t *ptr, int data32)
554 {
555 CPUX86State *saved_env;
556
557 saved_env = env;
558 env = s;
559
560 helper_fsave(ptr, data32);
561
562 env = saved_env;
563 }
564
565 void cpu_x86_frstor(CPUX86State *s, uint8_t *ptr, int data32)
566 {
567 CPUX86State *saved_env;
568
569 saved_env = env;
570 env = s;
571
572 helper_frstor(ptr, data32);
573
574 env = saved_env;
575 }
576
577 #endif /* TARGET_I386 */
578
579 #undef EAX
580 #undef ECX
581 #undef EDX
582 #undef EBX
583 #undef ESP
584 #undef EBP
585 #undef ESI
586 #undef EDI
587 #undef EIP
588 #include <signal.h>
589 #include <sys/ucontext.h>
590
591 #if defined(TARGET_I386)
592
593 /* 'pc' is the host PC at which the exception was raised. 'address' is
594 the effective address of the memory exception. 'is_write' is 1 if a
595 write caused the exception and otherwise 0'. 'old_set' is the
596 signal set which should be restored */
597 static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
598 int is_write, sigset_t *old_set,
599 void *puc)
600 {
601 TranslationBlock *tb;
602 int ret;
603
604 if (cpu_single_env)
605 env = cpu_single_env; /* XXX: find a correct solution for multithread */
606 #if defined(DEBUG_SIGNAL)
607 qemu_printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
608 pc, address, is_write, *(unsigned long *)old_set);
609 #endif
610 /* XXX: locking issue */
611 if (is_write && page_unprotect(address)) {
612 return 1;
613 }
614 /* see if it is an MMU fault */
615 ret = cpu_x86_handle_mmu_fault(env, address, is_write,
616 ((env->hflags & HF_CPL_MASK) == 3), 0);
617 if (ret < 0)
618 return 0; /* not an MMU fault */
619 if (ret == 0)
620 return 1; /* the MMU fault was handled without causing real CPU fault */
621 /* now we have a real cpu fault */
622 tb = tb_find_pc(pc);
623 if (tb) {
624 /* the PC is inside the translated code. It means that we have
625 a virtual CPU fault */
626 cpu_restore_state(tb, env, pc, puc);
627 }
628 if (ret == 1) {
629 #if 0
630 printf("PF exception: EIP=0x%08x CR2=0x%08x error=0x%x\n",
631 env->eip, env->cr[2], env->error_code);
632 #endif
633 /* we restore the process signal mask as the sigreturn should
634 do it (XXX: use sigsetjmp) */
635 sigprocmask(SIG_SETMASK, old_set, NULL);
636 raise_exception_err(EXCP0E_PAGE, env->error_code);
637 } else {
638 /* activate soft MMU for this block */
639 env->hflags |= HF_SOFTMMU_MASK;
640 sigprocmask(SIG_SETMASK, old_set, NULL);
641 cpu_loop_exit();
642 }
643 /* never comes here */
644 return 1;
645 }
646
647 #elif defined(TARGET_ARM)
648 static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
649 int is_write, sigset_t *old_set,
650 void *puc)
651 {
652 /* XXX: do more */
653 return 0;
654 }
655 #elif defined(TARGET_SPARC)
656 static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
657 int is_write, sigset_t *old_set,
658 void *puc)
659 {
660 /* XXX: locking issue */
661 if (is_write && page_unprotect(address)) {
662 return 1;
663 }
664 return 0;
665 }
666 #elif defined (TARGET_PPC)
667 static inline int handle_cpu_signal(unsigned long pc, unsigned long address,
668 int is_write, sigset_t *old_set,
669 void *puc)
670 {
671 TranslationBlock *tb;
672 int ret;
673
674 #if 1
675 if (cpu_single_env)
676 env = cpu_single_env; /* XXX: find a correct solution for multithread */
677 #endif
678 #if defined(DEBUG_SIGNAL)
679 printf("qemu: SIGSEGV pc=0x%08lx address=%08lx w=%d oldset=0x%08lx\n",
680 pc, address, is_write, *(unsigned long *)old_set);
681 #endif
682 /* XXX: locking issue */
683 if (is_write && page_unprotect(address)) {
684 return 1;
685 }
686
687 /* see if it is an MMU fault */
688 ret = cpu_ppc_handle_mmu_fault(env, address, is_write, msr_pr, 0);
689 if (ret < 0)
690 return 0; /* not an MMU fault */
691 if (ret == 0)
692 return 1; /* the MMU fault was handled without causing real CPU fault */
693
694 /* now we have a real cpu fault */
695 tb = tb_find_pc(pc);
696 if (tb) {
697 /* the PC is inside the translated code. It means that we have
698 a virtual CPU fault */
699 cpu_restore_state(tb, env, pc, puc);
700 }
701 if (ret == 1) {
702 #if 0
703 printf("PF exception: NIP=0x%08x error=0x%x %p\n",
704 env->nip, env->error_code, tb);
705 #endif
706 /* we restore the process signal mask as the sigreturn should
707 do it (XXX: use sigsetjmp) */
708 sigprocmask(SIG_SETMASK, old_set, NULL);
709 do_queue_exception_err(env->exception_index, env->error_code);
710 } else {
711 /* activate soft MMU for this block */
712 sigprocmask(SIG_SETMASK, old_set, NULL);
713 cpu_loop_exit();
714 }
715 /* never comes here */
716 return 1;
717 }
718 #else
719 #error unsupported target CPU
720 #endif
721
722 #if defined(__i386__)
723
724 #if defined(USE_CODE_COPY)
725 static void cpu_send_trap(unsigned long pc, int trap,
726 struct ucontext *uc)
727 {
728 TranslationBlock *tb;
729
730 if (cpu_single_env)
731 env = cpu_single_env; /* XXX: find a correct solution for multithread */
732 /* now we have a real cpu fault */
733 tb = tb_find_pc(pc);
734 if (tb) {
735 /* the PC is inside the translated code. It means that we have
736 a virtual CPU fault */
737 cpu_restore_state(tb, env, pc, uc);
738 }
739 sigprocmask(SIG_SETMASK, &uc->uc_sigmask, NULL);
740 raise_exception_err(trap, env->error_code);
741 }
742 #endif
743
744 int cpu_signal_handler(int host_signum, struct siginfo *info,
745 void *puc)
746 {
747 struct ucontext *uc = puc;
748 unsigned long pc;
749 int trapno;
750
751 #ifndef REG_EIP
752 /* for glibc 2.1 */
753 #define REG_EIP EIP
754 #define REG_ERR ERR
755 #define REG_TRAPNO TRAPNO
756 #endif
757 pc = uc->uc_mcontext.gregs[REG_EIP];
758 trapno = uc->uc_mcontext.gregs[REG_TRAPNO];
759 #if defined(TARGET_I386) && defined(USE_CODE_COPY)
760 if (trapno == 0x00 || trapno == 0x05) {
761 /* send division by zero or bound exception */
762 cpu_send_trap(pc, trapno, uc);
763 return 1;
764 } else
765 #endif
766 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
767 trapno == 0xe ?
768 (uc->uc_mcontext.gregs[REG_ERR] >> 1) & 1 : 0,
769 &uc->uc_sigmask, puc);
770 }
771
772 #elif defined(__powerpc)
773
774 int cpu_signal_handler(int host_signum, struct siginfo *info,
775 void *puc)
776 {
777 struct ucontext *uc = puc;
778 struct pt_regs *regs = uc->uc_mcontext.regs;
779 unsigned long pc;
780 int is_write;
781
782 pc = regs->nip;
783 is_write = 0;
784 #if 0
785 /* ppc 4xx case */
786 if (regs->dsisr & 0x00800000)
787 is_write = 1;
788 #else
789 if (regs->trap != 0x400 && (regs->dsisr & 0x02000000))
790 is_write = 1;
791 #endif
792 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
793 is_write, &uc->uc_sigmask, puc);
794 }
795
796 #elif defined(__alpha__)
797
798 int cpu_signal_handler(int host_signum, struct siginfo *info,
799 void *puc)
800 {
801 struct ucontext *uc = puc;
802 uint32_t *pc = uc->uc_mcontext.sc_pc;
803 uint32_t insn = *pc;
804 int is_write = 0;
805
806 /* XXX: need kernel patch to get write flag faster */
807 switch (insn >> 26) {
808 case 0x0d: // stw
809 case 0x0e: // stb
810 case 0x0f: // stq_u
811 case 0x24: // stf
812 case 0x25: // stg
813 case 0x26: // sts
814 case 0x27: // stt
815 case 0x2c: // stl
816 case 0x2d: // stq
817 case 0x2e: // stl_c
818 case 0x2f: // stq_c
819 is_write = 1;
820 }
821
822 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
823 is_write, &uc->uc_sigmask, puc);
824 }
825 #elif defined(__sparc__)
826
827 int cpu_signal_handler(int host_signum, struct siginfo *info,
828 void *puc)
829 {
830 uint32_t *regs = (uint32_t *)(info + 1);
831 void *sigmask = (regs + 20);
832 unsigned long pc;
833 int is_write;
834 uint32_t insn;
835
836 /* XXX: is there a standard glibc define ? */
837 pc = regs[1];
838 /* XXX: need kernel patch to get write flag faster */
839 is_write = 0;
840 insn = *(uint32_t *)pc;
841 if ((insn >> 30) == 3) {
842 switch((insn >> 19) & 0x3f) {
843 case 0x05: // stb
844 case 0x06: // sth
845 case 0x04: // st
846 case 0x07: // std
847 case 0x24: // stf
848 case 0x27: // stdf
849 case 0x25: // stfsr
850 is_write = 1;
851 break;
852 }
853 }
854 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
855 is_write, sigmask, NULL);
856 }
857
858 #elif defined(__arm__)
859
860 int cpu_signal_handler(int host_signum, struct siginfo *info,
861 void *puc)
862 {
863 struct ucontext *uc = puc;
864 unsigned long pc;
865 int is_write;
866
867 pc = uc->uc_mcontext.gregs[R15];
868 /* XXX: compute is_write */
869 is_write = 0;
870 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
871 is_write,
872 &uc->uc_sigmask);
873 }
874
875 #elif defined(__mc68000)
876
877 int cpu_signal_handler(int host_signum, struct siginfo *info,
878 void *puc)
879 {
880 struct ucontext *uc = puc;
881 unsigned long pc;
882 int is_write;
883
884 pc = uc->uc_mcontext.gregs[16];
885 /* XXX: compute is_write */
886 is_write = 0;
887 return handle_cpu_signal(pc, (unsigned long)info->si_addr,
888 is_write,
889 &uc->uc_sigmask, puc);
890 }
891
892 #else
893
894 #error host CPU specific signal handler needed
895
896 #endif
QEMU mirror