2 * ACPI support for Intel Lynxpoint LPSS.
4 * Copyright (C) 2013, Intel Corporation
5 * Authors: Mika Westerberg <mika.westerberg@linux.intel.com>
6 * Rafael J. Wysocki <rafael.j.wysocki@intel.com>
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
13 #include <linux/acpi.h>
14 #include <linux/clkdev.h>
15 #include <linux/clk-provider.h>
16 #include <linux/err.h>
18 #include <linux/mutex.h>
19 #include <linux/platform_device.h>
20 #include <linux/platform_data/clk-lpss.h>
21 #include <linux/platform_data/x86/pmc_atom.h>
22 #include <linux/pm_domain.h>
23 #include <linux/pm_runtime.h>
24 #include <linux/pwm.h>
25 #include <linux/suspend.h>
26 #include <linux/delay.h>
30 ACPI_MODULE_NAME("acpi_lpss");
32 #ifdef CONFIG_X86_INTEL_LPSS
34 #include <asm/cpu_device_id.h>
35 #include <asm/intel-family.h>
36 #include <asm/iosf_mbi.h>
38 #define LPSS_ADDR(desc) ((unsigned long)&desc)
40 #define LPSS_CLK_SIZE 0x04
41 #define LPSS_LTR_SIZE 0x18
43 /* Offsets relative to LPSS_PRIVATE_OFFSET */
44 #define LPSS_CLK_DIVIDER_DEF_MASK (BIT(1) | BIT(16))
45 #define LPSS_RESETS 0x04
46 #define LPSS_RESETS_RESET_FUNC BIT(0)
47 #define LPSS_RESETS_RESET_APB BIT(1)
48 #define LPSS_GENERAL 0x08
49 #define LPSS_GENERAL_LTR_MODE_SW BIT(2)
50 #define LPSS_GENERAL_UART_RTS_OVRD BIT(3)
51 #define LPSS_SW_LTR 0x10
52 #define LPSS_AUTO_LTR 0x14
53 #define LPSS_LTR_SNOOP_REQ BIT(15)
54 #define LPSS_LTR_SNOOP_MASK 0x0000FFFF
55 #define LPSS_LTR_SNOOP_LAT_1US 0x800
56 #define LPSS_LTR_SNOOP_LAT_32US 0xC00
57 #define LPSS_LTR_SNOOP_LAT_SHIFT 5
58 #define LPSS_LTR_SNOOP_LAT_CUTOFF 3000
59 #define LPSS_LTR_MAX_VAL 0x3FF
60 #define LPSS_TX_INT 0x20
61 #define LPSS_TX_INT_MASK BIT(1)
63 #define LPSS_PRV_REG_COUNT 9
66 #define LPSS_CLK BIT(0)
67 #define LPSS_CLK_GATE BIT(1)
68 #define LPSS_CLK_DIVIDER BIT(2)
69 #define LPSS_LTR BIT(3)
70 #define LPSS_SAVE_CTX BIT(4)
71 #define LPSS_NO_D3_DELAY BIT(5)
73 /* Crystal Cove PMIC shares same ACPI ID between different platforms */
77 struct lpss_private_data
;
79 struct lpss_device_desc
{
81 const char *clk_con_id
;
82 unsigned int prv_offset
;
83 size_t prv_size_override
;
84 struct property_entry
*properties
;
85 void (*setup
)(struct lpss_private_data
*pdata
);
88 static const struct lpss_device_desc lpss_dma_desc
= {
92 struct lpss_private_data
{
93 struct acpi_device
*adev
;
94 void __iomem
*mmio_base
;
95 resource_size_t mmio_size
;
96 unsigned int fixed_clk_rate
;
98 const struct lpss_device_desc
*dev_desc
;
99 u32 prv_reg_ctx
[LPSS_PRV_REG_COUNT
];
102 /* LPSS run time quirks */
103 static unsigned int lpss_quirks
;
106 * LPSS_QUIRK_ALWAYS_POWER_ON: override power state for LPSS DMA device.
108 * The LPSS DMA controller has neither _PS0 nor _PS3 method. Moreover
109 * it can be powered off automatically whenever the last LPSS device goes down.
110 * In case of no power any access to the DMA controller will hang the system.
111 * The behaviour is reproduced on some HP laptops based on Intel BayTrail as
112 * well as on ASuS T100TA transformer.
114 * This quirk overrides power state of entire LPSS island to keep DMA powered
115 * on whenever we have at least one other device in use.
117 #define LPSS_QUIRK_ALWAYS_POWER_ON BIT(0)
119 /* UART Component Parameter Register */
120 #define LPSS_UART_CPR 0xF4
121 #define LPSS_UART_CPR_AFCE BIT(4)
123 static void lpss_uart_setup(struct lpss_private_data
*pdata
)
128 offset
= pdata
->dev_desc
->prv_offset
+ LPSS_TX_INT
;
129 val
= readl(pdata
->mmio_base
+ offset
);
130 writel(val
| LPSS_TX_INT_MASK
, pdata
->mmio_base
+ offset
);
132 val
= readl(pdata
->mmio_base
+ LPSS_UART_CPR
);
133 if (!(val
& LPSS_UART_CPR_AFCE
)) {
134 offset
= pdata
->dev_desc
->prv_offset
+ LPSS_GENERAL
;
135 val
= readl(pdata
->mmio_base
+ offset
);
136 val
|= LPSS_GENERAL_UART_RTS_OVRD
;
137 writel(val
, pdata
->mmio_base
+ offset
);
141 static void lpss_deassert_reset(struct lpss_private_data
*pdata
)
146 offset
= pdata
->dev_desc
->prv_offset
+ LPSS_RESETS
;
147 val
= readl(pdata
->mmio_base
+ offset
);
148 val
|= LPSS_RESETS_RESET_APB
| LPSS_RESETS_RESET_FUNC
;
149 writel(val
, pdata
->mmio_base
+ offset
);
153 * BYT PWM used for backlight control by the i915 driver on systems without
154 * the Crystal Cove PMIC.
156 static struct pwm_lookup byt_pwm_lookup
[] = {
157 PWM_LOOKUP_WITH_MODULE("80860F09:00", 0, "0000:00:02.0",
158 "pwm_backlight", 0, PWM_POLARITY_NORMAL
,
159 "pwm-lpss-platform"),
162 static void byt_pwm_setup(struct lpss_private_data
*pdata
)
164 struct acpi_device
*adev
= pdata
->adev
;
166 /* Only call pwm_add_table for the first PWM controller */
167 if (!adev
->pnp
.unique_id
|| strcmp(adev
->pnp
.unique_id
, "1"))
170 if (!acpi_dev_present("INT33FD", NULL
, BYT_CRC_HRV
))
171 pwm_add_table(byt_pwm_lookup
, ARRAY_SIZE(byt_pwm_lookup
));
174 #define LPSS_I2C_ENABLE 0x6c
176 static void byt_i2c_setup(struct lpss_private_data
*pdata
)
178 lpss_deassert_reset(pdata
);
180 if (readl(pdata
->mmio_base
+ pdata
->dev_desc
->prv_offset
))
181 pdata
->fixed_clk_rate
= 133000000;
183 writel(0, pdata
->mmio_base
+ LPSS_I2C_ENABLE
);
186 /* BSW PWM used for backlight control by the i915 driver */
187 static struct pwm_lookup bsw_pwm_lookup
[] = {
188 PWM_LOOKUP_WITH_MODULE("80862288:00", 0, "0000:00:02.0",
189 "pwm_backlight", 0, PWM_POLARITY_NORMAL
,
190 "pwm-lpss-platform"),
193 static void bsw_pwm_setup(struct lpss_private_data
*pdata
)
195 struct acpi_device
*adev
= pdata
->adev
;
197 /* Only call pwm_add_table for the first PWM controller */
198 if (!adev
->pnp
.unique_id
|| strcmp(adev
->pnp
.unique_id
, "1"))
201 pwm_add_table(bsw_pwm_lookup
, ARRAY_SIZE(bsw_pwm_lookup
));
204 static const struct lpss_device_desc lpt_dev_desc
= {
205 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_LTR
,
209 static const struct lpss_device_desc lpt_i2c_dev_desc
= {
210 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_LTR
,
214 static struct property_entry uart_properties
[] = {
215 PROPERTY_ENTRY_U32("reg-io-width", 4),
216 PROPERTY_ENTRY_U32("reg-shift", 2),
217 PROPERTY_ENTRY_BOOL("snps,uart-16550-compatible"),
221 static const struct lpss_device_desc lpt_uart_dev_desc
= {
222 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_LTR
,
223 .clk_con_id
= "baudclk",
225 .setup
= lpss_uart_setup
,
226 .properties
= uart_properties
,
229 static const struct lpss_device_desc lpt_sdio_dev_desc
= {
231 .prv_offset
= 0x1000,
232 .prv_size_override
= 0x1018,
235 static const struct lpss_device_desc byt_pwm_dev_desc
= {
236 .flags
= LPSS_SAVE_CTX
,
238 .setup
= byt_pwm_setup
,
241 static const struct lpss_device_desc bsw_pwm_dev_desc
= {
242 .flags
= LPSS_SAVE_CTX
| LPSS_NO_D3_DELAY
,
244 .setup
= bsw_pwm_setup
,
247 static const struct lpss_device_desc byt_uart_dev_desc
= {
248 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_SAVE_CTX
,
249 .clk_con_id
= "baudclk",
251 .setup
= lpss_uart_setup
,
252 .properties
= uart_properties
,
255 static const struct lpss_device_desc bsw_uart_dev_desc
= {
256 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_SAVE_CTX
258 .clk_con_id
= "baudclk",
260 .setup
= lpss_uart_setup
,
261 .properties
= uart_properties
,
264 static const struct lpss_device_desc byt_spi_dev_desc
= {
265 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_SAVE_CTX
,
269 static const struct lpss_device_desc byt_sdio_dev_desc
= {
273 static const struct lpss_device_desc byt_i2c_dev_desc
= {
274 .flags
= LPSS_CLK
| LPSS_SAVE_CTX
,
276 .setup
= byt_i2c_setup
,
279 static const struct lpss_device_desc bsw_i2c_dev_desc
= {
280 .flags
= LPSS_CLK
| LPSS_SAVE_CTX
| LPSS_NO_D3_DELAY
,
282 .setup
= byt_i2c_setup
,
285 static const struct lpss_device_desc bsw_spi_dev_desc
= {
286 .flags
= LPSS_CLK
| LPSS_CLK_GATE
| LPSS_CLK_DIVIDER
| LPSS_SAVE_CTX
289 .setup
= lpss_deassert_reset
,
292 #define ICPU(model) { X86_VENDOR_INTEL, 6, model, X86_FEATURE_ANY, }
294 static const struct x86_cpu_id lpss_cpu_ids
[] = {
295 ICPU(INTEL_FAM6_ATOM_SILVERMONT1
), /* Valleyview, Bay Trail */
296 ICPU(INTEL_FAM6_ATOM_AIRMONT
), /* Braswell, Cherry Trail */
302 #define LPSS_ADDR(desc) (0UL)
304 #endif /* CONFIG_X86_INTEL_LPSS */
306 static const struct acpi_device_id acpi_lpss_device_ids
[] = {
307 /* Generic LPSS devices */
308 { "INTL9C60", LPSS_ADDR(lpss_dma_desc
) },
310 /* Lynxpoint LPSS devices */
311 { "INT33C0", LPSS_ADDR(lpt_dev_desc
) },
312 { "INT33C1", LPSS_ADDR(lpt_dev_desc
) },
313 { "INT33C2", LPSS_ADDR(lpt_i2c_dev_desc
) },
314 { "INT33C3", LPSS_ADDR(lpt_i2c_dev_desc
) },
315 { "INT33C4", LPSS_ADDR(lpt_uart_dev_desc
) },
316 { "INT33C5", LPSS_ADDR(lpt_uart_dev_desc
) },
317 { "INT33C6", LPSS_ADDR(lpt_sdio_dev_desc
) },
320 /* BayTrail LPSS devices */
321 { "80860F09", LPSS_ADDR(byt_pwm_dev_desc
) },
322 { "80860F0A", LPSS_ADDR(byt_uart_dev_desc
) },
323 { "80860F0E", LPSS_ADDR(byt_spi_dev_desc
) },
324 { "80860F14", LPSS_ADDR(byt_sdio_dev_desc
) },
325 { "80860F41", LPSS_ADDR(byt_i2c_dev_desc
) },
329 /* Braswell LPSS devices */
330 { "80862288", LPSS_ADDR(bsw_pwm_dev_desc
) },
331 { "8086228A", LPSS_ADDR(bsw_uart_dev_desc
) },
332 { "8086228E", LPSS_ADDR(bsw_spi_dev_desc
) },
333 { "808622C1", LPSS_ADDR(bsw_i2c_dev_desc
) },
335 /* Broadwell LPSS devices */
336 { "INT3430", LPSS_ADDR(lpt_dev_desc
) },
337 { "INT3431", LPSS_ADDR(lpt_dev_desc
) },
338 { "INT3432", LPSS_ADDR(lpt_i2c_dev_desc
) },
339 { "INT3433", LPSS_ADDR(lpt_i2c_dev_desc
) },
340 { "INT3434", LPSS_ADDR(lpt_uart_dev_desc
) },
341 { "INT3435", LPSS_ADDR(lpt_uart_dev_desc
) },
342 { "INT3436", LPSS_ADDR(lpt_sdio_dev_desc
) },
345 /* Wildcat Point LPSS devices */
346 { "INT3438", LPSS_ADDR(lpt_dev_desc
) },
351 #ifdef CONFIG_X86_INTEL_LPSS
353 static int is_memory(struct acpi_resource
*res
, void *not_used
)
356 return !acpi_dev_resource_memory(res
, &r
);
359 /* LPSS main clock device. */
360 static struct platform_device
*lpss_clk_dev
;
362 static inline void lpt_register_clock_device(void)
364 lpss_clk_dev
= platform_device_register_simple("clk-lpt", -1, NULL
, 0);
367 static int register_device_clock(struct acpi_device
*adev
,
368 struct lpss_private_data
*pdata
)
370 const struct lpss_device_desc
*dev_desc
= pdata
->dev_desc
;
371 const char *devname
= dev_name(&adev
->dev
);
373 struct lpss_clk_data
*clk_data
;
374 const char *parent
, *clk_name
;
375 void __iomem
*prv_base
;
378 lpt_register_clock_device();
380 clk_data
= platform_get_drvdata(lpss_clk_dev
);
385 if (!pdata
->mmio_base
386 || pdata
->mmio_size
< dev_desc
->prv_offset
+ LPSS_CLK_SIZE
)
389 parent
= clk_data
->name
;
390 prv_base
= pdata
->mmio_base
+ dev_desc
->prv_offset
;
392 if (pdata
->fixed_clk_rate
) {
393 clk
= clk_register_fixed_rate(NULL
, devname
, parent
, 0,
394 pdata
->fixed_clk_rate
);
398 if (dev_desc
->flags
& LPSS_CLK_GATE
) {
399 clk
= clk_register_gate(NULL
, devname
, parent
, 0,
400 prv_base
, 0, 0, NULL
);
404 if (dev_desc
->flags
& LPSS_CLK_DIVIDER
) {
405 /* Prevent division by zero */
406 if (!readl(prv_base
))
407 writel(LPSS_CLK_DIVIDER_DEF_MASK
, prv_base
);
409 clk_name
= kasprintf(GFP_KERNEL
, "%s-div", devname
);
412 clk
= clk_register_fractional_divider(NULL
, clk_name
, parent
,
414 1, 15, 16, 15, 0, NULL
);
417 clk_name
= kasprintf(GFP_KERNEL
, "%s-update", devname
);
422 clk
= clk_register_gate(NULL
, clk_name
, parent
,
423 CLK_SET_RATE_PARENT
| CLK_SET_RATE_GATE
,
424 prv_base
, 31, 0, NULL
);
433 clk_register_clkdev(clk
, dev_desc
->clk_con_id
, devname
);
437 static int acpi_lpss_create_device(struct acpi_device
*adev
,
438 const struct acpi_device_id
*id
)
440 const struct lpss_device_desc
*dev_desc
;
441 struct lpss_private_data
*pdata
;
442 struct resource_entry
*rentry
;
443 struct list_head resource_list
;
444 struct platform_device
*pdev
;
447 dev_desc
= (const struct lpss_device_desc
*)id
->driver_data
;
449 pdev
= acpi_create_platform_device(adev
, NULL
);
450 return IS_ERR_OR_NULL(pdev
) ? PTR_ERR(pdev
) : 1;
452 pdata
= kzalloc(sizeof(*pdata
), GFP_KERNEL
);
456 INIT_LIST_HEAD(&resource_list
);
457 ret
= acpi_dev_get_resources(adev
, &resource_list
, is_memory
, NULL
);
461 list_for_each_entry(rentry
, &resource_list
, node
)
462 if (resource_type(rentry
->res
) == IORESOURCE_MEM
) {
463 if (dev_desc
->prv_size_override
)
464 pdata
->mmio_size
= dev_desc
->prv_size_override
;
466 pdata
->mmio_size
= resource_size(rentry
->res
);
467 pdata
->mmio_base
= ioremap(rentry
->res
->start
,
472 acpi_dev_free_resource_list(&resource_list
);
474 if (!pdata
->mmio_base
) {
475 /* Avoid acpi_bus_attach() instantiating a pdev for this dev. */
476 adev
->pnp
.type
.platform_id
= 0;
477 /* Skip the device, but continue the namespace scan. */
483 pdata
->dev_desc
= dev_desc
;
486 dev_desc
->setup(pdata
);
488 if (dev_desc
->flags
& LPSS_CLK
) {
489 ret
= register_device_clock(adev
, pdata
);
491 /* Skip the device, but continue the namespace scan. */
498 * This works around a known issue in ACPI tables where LPSS devices
499 * have _PS0 and _PS3 without _PSC (and no power resources), so
500 * acpi_bus_init_power() will assume that the BIOS has put them into D0.
502 ret
= acpi_device_fix_up_power(adev
);
504 /* Skip the device, but continue the namespace scan. */
509 adev
->driver_data
= pdata
;
510 pdev
= acpi_create_platform_device(adev
, dev_desc
->properties
);
511 if (!IS_ERR_OR_NULL(pdev
)) {
516 adev
->driver_data
= NULL
;
523 static u32
__lpss_reg_read(struct lpss_private_data
*pdata
, unsigned int reg
)
525 return readl(pdata
->mmio_base
+ pdata
->dev_desc
->prv_offset
+ reg
);
528 static void __lpss_reg_write(u32 val
, struct lpss_private_data
*pdata
,
531 writel(val
, pdata
->mmio_base
+ pdata
->dev_desc
->prv_offset
+ reg
);
534 static int lpss_reg_read(struct device
*dev
, unsigned int reg
, u32
*val
)
536 struct acpi_device
*adev
;
537 struct lpss_private_data
*pdata
;
541 ret
= acpi_bus_get_device(ACPI_HANDLE(dev
), &adev
);
545 spin_lock_irqsave(&dev
->power
.lock
, flags
);
546 if (pm_runtime_suspended(dev
)) {
550 pdata
= acpi_driver_data(adev
);
551 if (WARN_ON(!pdata
|| !pdata
->mmio_base
)) {
555 *val
= __lpss_reg_read(pdata
, reg
);
558 spin_unlock_irqrestore(&dev
->power
.lock
, flags
);
562 static ssize_t
lpss_ltr_show(struct device
*dev
, struct device_attribute
*attr
,
569 reg
= strcmp(attr
->attr
.name
, "auto_ltr") ? LPSS_SW_LTR
: LPSS_AUTO_LTR
;
570 ret
= lpss_reg_read(dev
, reg
, <r_value
);
574 return snprintf(buf
, PAGE_SIZE
, "%08x\n", ltr_value
);
577 static ssize_t
lpss_ltr_mode_show(struct device
*dev
,
578 struct device_attribute
*attr
, char *buf
)
584 ret
= lpss_reg_read(dev
, LPSS_GENERAL
, <r_mode
);
588 outstr
= (ltr_mode
& LPSS_GENERAL_LTR_MODE_SW
) ? "sw" : "auto";
589 return sprintf(buf
, "%s\n", outstr
);
592 static DEVICE_ATTR(auto_ltr
, S_IRUSR
, lpss_ltr_show
, NULL
);
593 static DEVICE_ATTR(sw_ltr
, S_IRUSR
, lpss_ltr_show
, NULL
);
594 static DEVICE_ATTR(ltr_mode
, S_IRUSR
, lpss_ltr_mode_show
, NULL
);
596 static struct attribute
*lpss_attrs
[] = {
597 &dev_attr_auto_ltr
.attr
,
598 &dev_attr_sw_ltr
.attr
,
599 &dev_attr_ltr_mode
.attr
,
603 static const struct attribute_group lpss_attr_group
= {
608 static void acpi_lpss_set_ltr(struct device
*dev
, s32 val
)
610 struct lpss_private_data
*pdata
= acpi_driver_data(ACPI_COMPANION(dev
));
611 u32 ltr_mode
, ltr_val
;
613 ltr_mode
= __lpss_reg_read(pdata
, LPSS_GENERAL
);
615 if (ltr_mode
& LPSS_GENERAL_LTR_MODE_SW
) {
616 ltr_mode
&= ~LPSS_GENERAL_LTR_MODE_SW
;
617 __lpss_reg_write(ltr_mode
, pdata
, LPSS_GENERAL
);
621 ltr_val
= __lpss_reg_read(pdata
, LPSS_SW_LTR
) & ~LPSS_LTR_SNOOP_MASK
;
622 if (val
>= LPSS_LTR_SNOOP_LAT_CUTOFF
) {
623 ltr_val
|= LPSS_LTR_SNOOP_LAT_32US
;
624 val
= LPSS_LTR_MAX_VAL
;
625 } else if (val
> LPSS_LTR_MAX_VAL
) {
626 ltr_val
|= LPSS_LTR_SNOOP_LAT_32US
| LPSS_LTR_SNOOP_REQ
;
627 val
>>= LPSS_LTR_SNOOP_LAT_SHIFT
;
629 ltr_val
|= LPSS_LTR_SNOOP_LAT_1US
| LPSS_LTR_SNOOP_REQ
;
632 __lpss_reg_write(ltr_val
, pdata
, LPSS_SW_LTR
);
633 if (!(ltr_mode
& LPSS_GENERAL_LTR_MODE_SW
)) {
634 ltr_mode
|= LPSS_GENERAL_LTR_MODE_SW
;
635 __lpss_reg_write(ltr_mode
, pdata
, LPSS_GENERAL
);
641 * acpi_lpss_save_ctx() - Save the private registers of LPSS device
643 * @pdata: pointer to the private data of the LPSS device
645 * Most LPSS devices have private registers which may loose their context when
646 * the device is powered down. acpi_lpss_save_ctx() saves those registers into
649 static void acpi_lpss_save_ctx(struct device
*dev
,
650 struct lpss_private_data
*pdata
)
654 for (i
= 0; i
< LPSS_PRV_REG_COUNT
; i
++) {
655 unsigned long offset
= i
* sizeof(u32
);
657 pdata
->prv_reg_ctx
[i
] = __lpss_reg_read(pdata
, offset
);
658 dev_dbg(dev
, "saving 0x%08x from LPSS reg at offset 0x%02lx\n",
659 pdata
->prv_reg_ctx
[i
], offset
);
664 * acpi_lpss_restore_ctx() - Restore the private registers of LPSS device
666 * @pdata: pointer to the private data of the LPSS device
668 * Restores the registers that were previously stored with acpi_lpss_save_ctx().
670 static void acpi_lpss_restore_ctx(struct device
*dev
,
671 struct lpss_private_data
*pdata
)
675 for (i
= 0; i
< LPSS_PRV_REG_COUNT
; i
++) {
676 unsigned long offset
= i
* sizeof(u32
);
678 __lpss_reg_write(pdata
->prv_reg_ctx
[i
], pdata
, offset
);
679 dev_dbg(dev
, "restoring 0x%08x to LPSS reg at offset 0x%02lx\n",
680 pdata
->prv_reg_ctx
[i
], offset
);
684 static void acpi_lpss_d3_to_d0_delay(struct lpss_private_data
*pdata
)
687 * The following delay is needed or the subsequent write operations may
688 * fail. The LPSS devices are actually PCI devices and the PCI spec
689 * expects 10ms delay before the device can be accessed after D3 to D0
690 * transition. However some platforms like BSW does not need this delay.
692 unsigned int delay
= 10; /* default 10ms delay */
694 if (pdata
->dev_desc
->flags
& LPSS_NO_D3_DELAY
)
700 static int acpi_lpss_activate(struct device
*dev
)
702 struct lpss_private_data
*pdata
= acpi_driver_data(ACPI_COMPANION(dev
));
705 ret
= acpi_dev_resume(dev
);
709 acpi_lpss_d3_to_d0_delay(pdata
);
712 * This is called only on ->probe() stage where a device is either in
713 * known state defined by BIOS or most likely powered off. Due to this
714 * we have to deassert reset line to be sure that ->probe() will
715 * recognize the device.
717 if (pdata
->dev_desc
->flags
& LPSS_SAVE_CTX
)
718 lpss_deassert_reset(pdata
);
723 static void acpi_lpss_dismiss(struct device
*dev
)
725 acpi_dev_suspend(dev
, false);
728 /* IOSF SB for LPSS island */
729 #define LPSS_IOSF_UNIT_LPIOEP 0xA0
730 #define LPSS_IOSF_UNIT_LPIO1 0xAB
731 #define LPSS_IOSF_UNIT_LPIO2 0xAC
733 #define LPSS_IOSF_PMCSR 0x84
734 #define LPSS_PMCSR_D0 0
735 #define LPSS_PMCSR_D3hot 3
736 #define LPSS_PMCSR_Dx_MASK GENMASK(1, 0)
738 #define LPSS_IOSF_GPIODEF0 0x154
739 #define LPSS_GPIODEF0_DMA1_D3 BIT(2)
740 #define LPSS_GPIODEF0_DMA2_D3 BIT(3)
741 #define LPSS_GPIODEF0_DMA_D3_MASK GENMASK(3, 2)
742 #define LPSS_GPIODEF0_DMA_LLP BIT(13)
744 static DEFINE_MUTEX(lpss_iosf_mutex
);
745 static bool lpss_iosf_d3_entered
= true;
747 static void lpss_iosf_enter_d3_state(void)
750 u32 mask1
= LPSS_GPIODEF0_DMA_D3_MASK
| LPSS_GPIODEF0_DMA_LLP
;
751 u32 value2
= LPSS_PMCSR_D3hot
;
752 u32 mask2
= LPSS_PMCSR_Dx_MASK
;
754 * PMC provides an information about actual status of the LPSS devices.
755 * Here we read the values related to LPSS power island, i.e. LPSS
756 * devices, excluding both LPSS DMA controllers, along with SCC domain.
758 u32 func_dis
, d3_sts_0
, pmc_status
, pmc_mask
= 0xfe000ffe;
761 ret
= pmc_atom_read(PMC_FUNC_DIS
, &func_dis
);
765 mutex_lock(&lpss_iosf_mutex
);
767 ret
= pmc_atom_read(PMC_D3_STS_0
, &d3_sts_0
);
772 * Get the status of entire LPSS power island per device basis.
773 * Shutdown both LPSS DMA controllers if and only if all other devices
774 * are already in D3hot.
776 pmc_status
= (~(d3_sts_0
| func_dis
)) & pmc_mask
;
780 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIO1
, MBI_CFG_WRITE
,
781 LPSS_IOSF_PMCSR
, value2
, mask2
);
783 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIO2
, MBI_CFG_WRITE
,
784 LPSS_IOSF_PMCSR
, value2
, mask2
);
786 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIOEP
, MBI_CR_WRITE
,
787 LPSS_IOSF_GPIODEF0
, value1
, mask1
);
789 lpss_iosf_d3_entered
= true;
792 mutex_unlock(&lpss_iosf_mutex
);
795 static void lpss_iosf_exit_d3_state(void)
797 u32 value1
= LPSS_GPIODEF0_DMA1_D3
| LPSS_GPIODEF0_DMA2_D3
|
798 LPSS_GPIODEF0_DMA_LLP
;
799 u32 mask1
= LPSS_GPIODEF0_DMA_D3_MASK
| LPSS_GPIODEF0_DMA_LLP
;
800 u32 value2
= LPSS_PMCSR_D0
;
801 u32 mask2
= LPSS_PMCSR_Dx_MASK
;
803 mutex_lock(&lpss_iosf_mutex
);
805 if (!lpss_iosf_d3_entered
)
808 lpss_iosf_d3_entered
= false;
810 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIOEP
, MBI_CR_WRITE
,
811 LPSS_IOSF_GPIODEF0
, value1
, mask1
);
813 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIO2
, MBI_CFG_WRITE
,
814 LPSS_IOSF_PMCSR
, value2
, mask2
);
816 iosf_mbi_modify(LPSS_IOSF_UNIT_LPIO1
, MBI_CFG_WRITE
,
817 LPSS_IOSF_PMCSR
, value2
, mask2
);
820 mutex_unlock(&lpss_iosf_mutex
);
823 static int acpi_lpss_suspend(struct device
*dev
, bool wakeup
)
825 struct lpss_private_data
*pdata
= acpi_driver_data(ACPI_COMPANION(dev
));
828 if (pdata
->dev_desc
->flags
& LPSS_SAVE_CTX
)
829 acpi_lpss_save_ctx(dev
, pdata
);
831 ret
= acpi_dev_suspend(dev
, wakeup
);
834 * This call must be last in the sequence, otherwise PMC will return
835 * wrong status for devices being about to be powered off. See
836 * lpss_iosf_enter_d3_state() for further information.
838 if (acpi_target_system_state() == ACPI_STATE_S0
&&
839 lpss_quirks
& LPSS_QUIRK_ALWAYS_POWER_ON
&& iosf_mbi_available())
840 lpss_iosf_enter_d3_state();
845 static int acpi_lpss_resume(struct device
*dev
)
847 struct lpss_private_data
*pdata
= acpi_driver_data(ACPI_COMPANION(dev
));
851 * This call is kept first to be in symmetry with
852 * acpi_lpss_runtime_suspend() one.
854 if (lpss_quirks
& LPSS_QUIRK_ALWAYS_POWER_ON
&& iosf_mbi_available())
855 lpss_iosf_exit_d3_state();
857 ret
= acpi_dev_resume(dev
);
861 acpi_lpss_d3_to_d0_delay(pdata
);
863 if (pdata
->dev_desc
->flags
& LPSS_SAVE_CTX
)
864 acpi_lpss_restore_ctx(dev
, pdata
);
869 #ifdef CONFIG_PM_SLEEP
870 static int acpi_lpss_suspend_late(struct device
*dev
)
874 if (dev_pm_smart_suspend_and_suspended(dev
))
877 ret
= pm_generic_suspend_late(dev
);
878 return ret
? ret
: acpi_lpss_suspend(dev
, device_may_wakeup(dev
));
881 static int acpi_lpss_resume_early(struct device
*dev
)
883 int ret
= acpi_lpss_resume(dev
);
885 return ret
? ret
: pm_generic_resume_early(dev
);
887 #endif /* CONFIG_PM_SLEEP */
889 static int acpi_lpss_runtime_suspend(struct device
*dev
)
891 int ret
= pm_generic_runtime_suspend(dev
);
893 return ret
? ret
: acpi_lpss_suspend(dev
, true);
896 static int acpi_lpss_runtime_resume(struct device
*dev
)
898 int ret
= acpi_lpss_resume(dev
);
900 return ret
? ret
: pm_generic_runtime_resume(dev
);
902 #endif /* CONFIG_PM */
904 static struct dev_pm_domain acpi_lpss_pm_domain
= {
906 .activate
= acpi_lpss_activate
,
907 .dismiss
= acpi_lpss_dismiss
,
911 #ifdef CONFIG_PM_SLEEP
912 .prepare
= acpi_subsys_prepare
,
913 .complete
= acpi_subsys_complete
,
914 .suspend
= acpi_subsys_suspend
,
915 .suspend_late
= acpi_lpss_suspend_late
,
916 .suspend_noirq
= acpi_subsys_suspend_noirq
,
917 .resume_noirq
= acpi_subsys_resume_noirq
,
918 .resume_early
= acpi_lpss_resume_early
,
919 .freeze
= acpi_subsys_freeze
,
920 .freeze_late
= acpi_subsys_freeze_late
,
921 .freeze_noirq
= acpi_subsys_freeze_noirq
,
922 .thaw_noirq
= acpi_subsys_thaw_noirq
,
923 .poweroff
= acpi_subsys_suspend
,
924 .poweroff_late
= acpi_lpss_suspend_late
,
925 .poweroff_noirq
= acpi_subsys_suspend_noirq
,
926 .restore_noirq
= acpi_subsys_resume_noirq
,
927 .restore_early
= acpi_lpss_resume_early
,
929 .runtime_suspend
= acpi_lpss_runtime_suspend
,
930 .runtime_resume
= acpi_lpss_runtime_resume
,
935 static int acpi_lpss_platform_notify(struct notifier_block
*nb
,
936 unsigned long action
, void *data
)
938 struct platform_device
*pdev
= to_platform_device(data
);
939 struct lpss_private_data
*pdata
;
940 struct acpi_device
*adev
;
941 const struct acpi_device_id
*id
;
943 id
= acpi_match_device(acpi_lpss_device_ids
, &pdev
->dev
);
944 if (!id
|| !id
->driver_data
)
947 if (acpi_bus_get_device(ACPI_HANDLE(&pdev
->dev
), &adev
))
950 pdata
= acpi_driver_data(adev
);
954 if (pdata
->mmio_base
&&
955 pdata
->mmio_size
< pdata
->dev_desc
->prv_offset
+ LPSS_LTR_SIZE
) {
956 dev_err(&pdev
->dev
, "MMIO size insufficient to access LTR\n");
961 case BUS_NOTIFY_BIND_DRIVER
:
962 dev_pm_domain_set(&pdev
->dev
, &acpi_lpss_pm_domain
);
964 case BUS_NOTIFY_DRIVER_NOT_BOUND
:
965 case BUS_NOTIFY_UNBOUND_DRIVER
:
966 dev_pm_domain_set(&pdev
->dev
, NULL
);
968 case BUS_NOTIFY_ADD_DEVICE
:
969 dev_pm_domain_set(&pdev
->dev
, &acpi_lpss_pm_domain
);
970 if (pdata
->dev_desc
->flags
& LPSS_LTR
)
971 return sysfs_create_group(&pdev
->dev
.kobj
,
974 case BUS_NOTIFY_DEL_DEVICE
:
975 if (pdata
->dev_desc
->flags
& LPSS_LTR
)
976 sysfs_remove_group(&pdev
->dev
.kobj
, &lpss_attr_group
);
977 dev_pm_domain_set(&pdev
->dev
, NULL
);
986 static struct notifier_block acpi_lpss_nb
= {
987 .notifier_call
= acpi_lpss_platform_notify
,
990 static void acpi_lpss_bind(struct device
*dev
)
992 struct lpss_private_data
*pdata
= acpi_driver_data(ACPI_COMPANION(dev
));
994 if (!pdata
|| !pdata
->mmio_base
|| !(pdata
->dev_desc
->flags
& LPSS_LTR
))
997 if (pdata
->mmio_size
>= pdata
->dev_desc
->prv_offset
+ LPSS_LTR_SIZE
)
998 dev
->power
.set_latency_tolerance
= acpi_lpss_set_ltr
;
1000 dev_err(dev
, "MMIO size insufficient to access LTR\n");
1003 static void acpi_lpss_unbind(struct device
*dev
)
1005 dev
->power
.set_latency_tolerance
= NULL
;
1008 static struct acpi_scan_handler lpss_handler
= {
1009 .ids
= acpi_lpss_device_ids
,
1010 .attach
= acpi_lpss_create_device
,
1011 .bind
= acpi_lpss_bind
,
1012 .unbind
= acpi_lpss_unbind
,
1015 void __init
acpi_lpss_init(void)
1017 const struct x86_cpu_id
*id
;
1020 ret
= lpt_clk_init();
1024 id
= x86_match_cpu(lpss_cpu_ids
);
1026 lpss_quirks
|= LPSS_QUIRK_ALWAYS_POWER_ON
;
1028 bus_register_notifier(&platform_bus_type
, &acpi_lpss_nb
);
1029 acpi_scan_add_handler(&lpss_handler
);
1034 static struct acpi_scan_handler lpss_handler
= {
1035 .ids
= acpi_lpss_device_ids
,
1038 void __init
acpi_lpss_init(void)
1040 acpi_scan_add_handler(&lpss_handler
);
1043 #endif /* CONFIG_X86_INTEL_LPSS */