]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/ata/ahci.c
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
libata: add @is_cmd to ata_tf_to_fis()
[mirror_ubuntu-artful-kernel.git] / drivers / ata / ahci.c
1 /*
2 * ahci.c - AHCI SATA support
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2004-2005 Red Hat, Inc.
9 *
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * AHCI hardware documentation:
30 * http://www.intel.com/technology/serialata/pdf/rev1_0.pdf
31 * http://www.intel.com/technology/serialata/pdf/rev1_1.pdf
32 *
33 */
34
35 #include <linux/kernel.h>
36 #include <linux/module.h>
37 #include <linux/pci.h>
38 #include <linux/init.h>
39 #include <linux/blkdev.h>
40 #include <linux/delay.h>
41 #include <linux/interrupt.h>
42 #include <linux/dma-mapping.h>
43 #include <linux/device.h>
44 #include <scsi/scsi_host.h>
45 #include <scsi/scsi_cmnd.h>
46 #include <linux/libata.h>
47
48 #define DRV_NAME "ahci"
49 #define DRV_VERSION "2.3"
50
51
52 enum {
53 AHCI_PCI_BAR = 5,
54 AHCI_MAX_PORTS = 32,
55 AHCI_MAX_SG = 168, /* hardware max is 64K */
56 AHCI_DMA_BOUNDARY = 0xffffffff,
57 AHCI_USE_CLUSTERING = 1,
58 AHCI_MAX_CMDS = 32,
59 AHCI_CMD_SZ = 32,
60 AHCI_CMD_SLOT_SZ = AHCI_MAX_CMDS * AHCI_CMD_SZ,
61 AHCI_RX_FIS_SZ = 256,
62 AHCI_CMD_TBL_CDB = 0x40,
63 AHCI_CMD_TBL_HDR_SZ = 0x80,
64 AHCI_CMD_TBL_SZ = AHCI_CMD_TBL_HDR_SZ + (AHCI_MAX_SG * 16),
65 AHCI_CMD_TBL_AR_SZ = AHCI_CMD_TBL_SZ * AHCI_MAX_CMDS,
66 AHCI_PORT_PRIV_DMA_SZ = AHCI_CMD_SLOT_SZ + AHCI_CMD_TBL_AR_SZ +
67 AHCI_RX_FIS_SZ,
68 AHCI_IRQ_ON_SG = (1 << 31),
69 AHCI_CMD_ATAPI = (1 << 5),
70 AHCI_CMD_WRITE = (1 << 6),
71 AHCI_CMD_PREFETCH = (1 << 7),
72 AHCI_CMD_RESET = (1 << 8),
73 AHCI_CMD_CLR_BUSY = (1 << 10),
74
75 RX_FIS_D2H_REG = 0x40, /* offset of D2H Register FIS data */
76 RX_FIS_SDB = 0x58, /* offset of SDB FIS data */
77 RX_FIS_UNK = 0x60, /* offset of Unknown FIS data */
78
79 board_ahci = 0,
80 board_ahci_pi = 1,
81 board_ahci_vt8251 = 2,
82 board_ahci_ign_iferr = 3,
83 board_ahci_sb600 = 4,
84 board_ahci_mv = 5,
85
86 /* global controller registers */
87 HOST_CAP = 0x00, /* host capabilities */
88 HOST_CTL = 0x04, /* global host control */
89 HOST_IRQ_STAT = 0x08, /* interrupt status */
90 HOST_PORTS_IMPL = 0x0c, /* bitmap of implemented ports */
91 HOST_VERSION = 0x10, /* AHCI spec. version compliancy */
92
93 /* HOST_CTL bits */
94 HOST_RESET = (1 << 0), /* reset controller; self-clear */
95 HOST_IRQ_EN = (1 << 1), /* global IRQ enable */
96 HOST_AHCI_EN = (1 << 31), /* AHCI enabled */
97
98 /* HOST_CAP bits */
99 HOST_CAP_SSC = (1 << 14), /* Slumber capable */
100 HOST_CAP_CLO = (1 << 24), /* Command List Override support */
101 HOST_CAP_SSS = (1 << 27), /* Staggered Spin-up */
102 HOST_CAP_NCQ = (1 << 30), /* Native Command Queueing */
103 HOST_CAP_64 = (1 << 31), /* PCI DAC (64-bit DMA) support */
104
105 /* registers for each SATA port */
106 PORT_LST_ADDR = 0x00, /* command list DMA addr */
107 PORT_LST_ADDR_HI = 0x04, /* command list DMA addr hi */
108 PORT_FIS_ADDR = 0x08, /* FIS rx buf addr */
109 PORT_FIS_ADDR_HI = 0x0c, /* FIS rx buf addr hi */
110 PORT_IRQ_STAT = 0x10, /* interrupt status */
111 PORT_IRQ_MASK = 0x14, /* interrupt enable/disable mask */
112 PORT_CMD = 0x18, /* port command */
113 PORT_TFDATA = 0x20, /* taskfile data */
114 PORT_SIG = 0x24, /* device TF signature */
115 PORT_CMD_ISSUE = 0x38, /* command issue */
116 PORT_SCR = 0x28, /* SATA phy register block */
117 PORT_SCR_STAT = 0x28, /* SATA phy register: SStatus */
118 PORT_SCR_CTL = 0x2c, /* SATA phy register: SControl */
119 PORT_SCR_ERR = 0x30, /* SATA phy register: SError */
120 PORT_SCR_ACT = 0x34, /* SATA phy register: SActive */
121
122 /* PORT_IRQ_{STAT,MASK} bits */
123 PORT_IRQ_COLD_PRES = (1 << 31), /* cold presence detect */
124 PORT_IRQ_TF_ERR = (1 << 30), /* task file error */
125 PORT_IRQ_HBUS_ERR = (1 << 29), /* host bus fatal error */
126 PORT_IRQ_HBUS_DATA_ERR = (1 << 28), /* host bus data error */
127 PORT_IRQ_IF_ERR = (1 << 27), /* interface fatal error */
128 PORT_IRQ_IF_NONFATAL = (1 << 26), /* interface non-fatal error */
129 PORT_IRQ_OVERFLOW = (1 << 24), /* xfer exhausted available S/G */
130 PORT_IRQ_BAD_PMP = (1 << 23), /* incorrect port multiplier */
131
132 PORT_IRQ_PHYRDY = (1 << 22), /* PhyRdy changed */
133 PORT_IRQ_DEV_ILCK = (1 << 7), /* device interlock */
134 PORT_IRQ_CONNECT = (1 << 6), /* port connect change status */
135 PORT_IRQ_SG_DONE = (1 << 5), /* descriptor processed */
136 PORT_IRQ_UNK_FIS = (1 << 4), /* unknown FIS rx'd */
137 PORT_IRQ_SDB_FIS = (1 << 3), /* Set Device Bits FIS rx'd */
138 PORT_IRQ_DMAS_FIS = (1 << 2), /* DMA Setup FIS rx'd */
139 PORT_IRQ_PIOS_FIS = (1 << 1), /* PIO Setup FIS rx'd */
140 PORT_IRQ_D2H_REG_FIS = (1 << 0), /* D2H Register FIS rx'd */
141
142 PORT_IRQ_FREEZE = PORT_IRQ_HBUS_ERR |
143 PORT_IRQ_IF_ERR |
144 PORT_IRQ_CONNECT |
145 PORT_IRQ_PHYRDY |
146 PORT_IRQ_UNK_FIS,
147 PORT_IRQ_ERROR = PORT_IRQ_FREEZE |
148 PORT_IRQ_TF_ERR |
149 PORT_IRQ_HBUS_DATA_ERR,
150 DEF_PORT_IRQ = PORT_IRQ_ERROR | PORT_IRQ_SG_DONE |
151 PORT_IRQ_SDB_FIS | PORT_IRQ_DMAS_FIS |
152 PORT_IRQ_PIOS_FIS | PORT_IRQ_D2H_REG_FIS,
153
154 /* PORT_CMD bits */
155 PORT_CMD_ATAPI = (1 << 24), /* Device is ATAPI */
156 PORT_CMD_LIST_ON = (1 << 15), /* cmd list DMA engine running */
157 PORT_CMD_FIS_ON = (1 << 14), /* FIS DMA engine running */
158 PORT_CMD_FIS_RX = (1 << 4), /* Enable FIS receive DMA engine */
159 PORT_CMD_CLO = (1 << 3), /* Command list override */
160 PORT_CMD_POWER_ON = (1 << 2), /* Power up device */
161 PORT_CMD_SPIN_UP = (1 << 1), /* Spin up device */
162 PORT_CMD_START = (1 << 0), /* Enable port DMA engine */
163
164 PORT_CMD_ICC_MASK = (0xf << 28), /* i/f ICC state mask */
165 PORT_CMD_ICC_ACTIVE = (0x1 << 28), /* Put i/f in active state */
166 PORT_CMD_ICC_PARTIAL = (0x2 << 28), /* Put i/f in partial state */
167 PORT_CMD_ICC_SLUMBER = (0x6 << 28), /* Put i/f in slumber state */
168
169 /* ap->flags bits */
170 AHCI_FLAG_NO_NCQ = (1 << 24),
171 AHCI_FLAG_IGN_IRQ_IF_ERR = (1 << 25), /* ignore IRQ_IF_ERR */
172 AHCI_FLAG_HONOR_PI = (1 << 26), /* honor PORTS_IMPL */
173 AHCI_FLAG_IGN_SERR_INTERNAL = (1 << 27), /* ignore SERR_INTERNAL */
174 AHCI_FLAG_32BIT_ONLY = (1 << 28), /* force 32bit */
175 AHCI_FLAG_MV_PATA = (1 << 29), /* PATA port */
176 AHCI_FLAG_NO_MSI = (1 << 30), /* no PCI MSI */
177
178 AHCI_FLAG_COMMON = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
179 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
180 ATA_FLAG_SKIP_D2H_BSY |
181 ATA_FLAG_ACPI_SATA,
182 };
183
184 struct ahci_cmd_hdr {
185 u32 opts;
186 u32 status;
187 u32 tbl_addr;
188 u32 tbl_addr_hi;
189 u32 reserved[4];
190 };
191
192 struct ahci_sg {
193 u32 addr;
194 u32 addr_hi;
195 u32 reserved;
196 u32 flags_size;
197 };
198
199 struct ahci_host_priv {
200 u32 cap; /* cap to use */
201 u32 port_map; /* port map to use */
202 u32 saved_cap; /* saved initial cap */
203 u32 saved_port_map; /* saved initial port_map */
204 };
205
206 struct ahci_port_priv {
207 struct ahci_cmd_hdr *cmd_slot;
208 dma_addr_t cmd_slot_dma;
209 void *cmd_tbl;
210 dma_addr_t cmd_tbl_dma;
211 void *rx_fis;
212 dma_addr_t rx_fis_dma;
213 /* for NCQ spurious interrupt analysis */
214 unsigned int ncq_saw_d2h:1;
215 unsigned int ncq_saw_dmas:1;
216 unsigned int ncq_saw_sdb:1;
217 };
218
219 static u32 ahci_scr_read (struct ata_port *ap, unsigned int sc_reg);
220 static void ahci_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
221 static int ahci_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
222 static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc);
223 static void ahci_irq_clear(struct ata_port *ap);
224 static int ahci_port_start(struct ata_port *ap);
225 static void ahci_port_stop(struct ata_port *ap);
226 static void ahci_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
227 static void ahci_qc_prep(struct ata_queued_cmd *qc);
228 static u8 ahci_check_status(struct ata_port *ap);
229 static void ahci_freeze(struct ata_port *ap);
230 static void ahci_thaw(struct ata_port *ap);
231 static void ahci_error_handler(struct ata_port *ap);
232 static void ahci_vt8251_error_handler(struct ata_port *ap);
233 static void ahci_post_internal_cmd(struct ata_queued_cmd *qc);
234 static int ahci_port_resume(struct ata_port *ap);
235 static unsigned int ahci_fill_sg(struct ata_queued_cmd *qc, void *cmd_tbl);
236 static void ahci_fill_cmd_slot(struct ahci_port_priv *pp, unsigned int tag,
237 u32 opts);
238 #ifdef CONFIG_PM
239 static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg);
240 static int ahci_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg);
241 static int ahci_pci_device_resume(struct pci_dev *pdev);
242 #endif
243
244 static struct scsi_host_template ahci_sht = {
245 .module = THIS_MODULE,
246 .name = DRV_NAME,
247 .ioctl = ata_scsi_ioctl,
248 .queuecommand = ata_scsi_queuecmd,
249 .change_queue_depth = ata_scsi_change_queue_depth,
250 .can_queue = AHCI_MAX_CMDS - 1,
251 .this_id = ATA_SHT_THIS_ID,
252 .sg_tablesize = AHCI_MAX_SG,
253 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
254 .emulated = ATA_SHT_EMULATED,
255 .use_clustering = AHCI_USE_CLUSTERING,
256 .proc_name = DRV_NAME,
257 .dma_boundary = AHCI_DMA_BOUNDARY,
258 .slave_configure = ata_scsi_slave_config,
259 .slave_destroy = ata_scsi_slave_destroy,
260 .bios_param = ata_std_bios_param,
261 };
262
263 static const struct ata_port_operations ahci_ops = {
264 .port_disable = ata_port_disable,
265
266 .check_status = ahci_check_status,
267 .check_altstatus = ahci_check_status,
268 .dev_select = ata_noop_dev_select,
269
270 .tf_read = ahci_tf_read,
271
272 .qc_prep = ahci_qc_prep,
273 .qc_issue = ahci_qc_issue,
274
275 .irq_clear = ahci_irq_clear,
276 .irq_on = ata_dummy_irq_on,
277 .irq_ack = ata_dummy_irq_ack,
278
279 .scr_read = ahci_scr_read,
280 .scr_write = ahci_scr_write,
281
282 .freeze = ahci_freeze,
283 .thaw = ahci_thaw,
284
285 .error_handler = ahci_error_handler,
286 .post_internal_cmd = ahci_post_internal_cmd,
287
288 #ifdef CONFIG_PM
289 .port_suspend = ahci_port_suspend,
290 .port_resume = ahci_port_resume,
291 #endif
292
293 .port_start = ahci_port_start,
294 .port_stop = ahci_port_stop,
295 };
296
297 static const struct ata_port_operations ahci_vt8251_ops = {
298 .port_disable = ata_port_disable,
299
300 .check_status = ahci_check_status,
301 .check_altstatus = ahci_check_status,
302 .dev_select = ata_noop_dev_select,
303
304 .tf_read = ahci_tf_read,
305
306 .qc_prep = ahci_qc_prep,
307 .qc_issue = ahci_qc_issue,
308
309 .irq_clear = ahci_irq_clear,
310 .irq_on = ata_dummy_irq_on,
311 .irq_ack = ata_dummy_irq_ack,
312
313 .scr_read = ahci_scr_read,
314 .scr_write = ahci_scr_write,
315
316 .freeze = ahci_freeze,
317 .thaw = ahci_thaw,
318
319 .error_handler = ahci_vt8251_error_handler,
320 .post_internal_cmd = ahci_post_internal_cmd,
321
322 #ifdef CONFIG_PM
323 .port_suspend = ahci_port_suspend,
324 .port_resume = ahci_port_resume,
325 #endif
326
327 .port_start = ahci_port_start,
328 .port_stop = ahci_port_stop,
329 };
330
331 static const struct ata_port_info ahci_port_info[] = {
332 /* board_ahci */
333 {
334 .flags = AHCI_FLAG_COMMON,
335 .pio_mask = 0x1f, /* pio0-4 */
336 .udma_mask = ATA_UDMA6,
337 .port_ops = &ahci_ops,
338 },
339 /* board_ahci_pi */
340 {
341 .flags = AHCI_FLAG_COMMON | AHCI_FLAG_HONOR_PI,
342 .pio_mask = 0x1f, /* pio0-4 */
343 .udma_mask = ATA_UDMA6,
344 .port_ops = &ahci_ops,
345 },
346 /* board_ahci_vt8251 */
347 {
348 .flags = AHCI_FLAG_COMMON | ATA_FLAG_HRST_TO_RESUME |
349 AHCI_FLAG_NO_NCQ,
350 .pio_mask = 0x1f, /* pio0-4 */
351 .udma_mask = ATA_UDMA6,
352 .port_ops = &ahci_vt8251_ops,
353 },
354 /* board_ahci_ign_iferr */
355 {
356 .flags = AHCI_FLAG_COMMON | AHCI_FLAG_IGN_IRQ_IF_ERR,
357 .pio_mask = 0x1f, /* pio0-4 */
358 .udma_mask = ATA_UDMA6,
359 .port_ops = &ahci_ops,
360 },
361 /* board_ahci_sb600 */
362 {
363 .flags = AHCI_FLAG_COMMON |
364 AHCI_FLAG_IGN_SERR_INTERNAL |
365 AHCI_FLAG_32BIT_ONLY,
366 .pio_mask = 0x1f, /* pio0-4 */
367 .udma_mask = ATA_UDMA6,
368 .port_ops = &ahci_ops,
369 },
370 /* board_ahci_mv */
371 {
372 .sht = &ahci_sht,
373 .flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
374 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
375 ATA_FLAG_SKIP_D2H_BSY | AHCI_FLAG_HONOR_PI |
376 AHCI_FLAG_NO_NCQ | AHCI_FLAG_NO_MSI |
377 AHCI_FLAG_MV_PATA,
378 .pio_mask = 0x1f, /* pio0-4 */
379 .udma_mask = ATA_UDMA6,
380 .port_ops = &ahci_ops,
381 },
382 };
383
384 static const struct pci_device_id ahci_pci_tbl[] = {
385 /* Intel */
386 { PCI_VDEVICE(INTEL, 0x2652), board_ahci }, /* ICH6 */
387 { PCI_VDEVICE(INTEL, 0x2653), board_ahci }, /* ICH6M */
388 { PCI_VDEVICE(INTEL, 0x27c1), board_ahci }, /* ICH7 */
389 { PCI_VDEVICE(INTEL, 0x27c5), board_ahci }, /* ICH7M */
390 { PCI_VDEVICE(INTEL, 0x27c3), board_ahci }, /* ICH7R */
391 { PCI_VDEVICE(AL, 0x5288), board_ahci_ign_iferr }, /* ULi M5288 */
392 { PCI_VDEVICE(INTEL, 0x2681), board_ahci }, /* ESB2 */
393 { PCI_VDEVICE(INTEL, 0x2682), board_ahci }, /* ESB2 */
394 { PCI_VDEVICE(INTEL, 0x2683), board_ahci }, /* ESB2 */
395 { PCI_VDEVICE(INTEL, 0x27c6), board_ahci }, /* ICH7-M DH */
396 { PCI_VDEVICE(INTEL, 0x2821), board_ahci_pi }, /* ICH8 */
397 { PCI_VDEVICE(INTEL, 0x2822), board_ahci_pi }, /* ICH8 */
398 { PCI_VDEVICE(INTEL, 0x2824), board_ahci_pi }, /* ICH8 */
399 { PCI_VDEVICE(INTEL, 0x2829), board_ahci_pi }, /* ICH8M */
400 { PCI_VDEVICE(INTEL, 0x282a), board_ahci_pi }, /* ICH8M */
401 { PCI_VDEVICE(INTEL, 0x2922), board_ahci_pi }, /* ICH9 */
402 { PCI_VDEVICE(INTEL, 0x2923), board_ahci_pi }, /* ICH9 */
403 { PCI_VDEVICE(INTEL, 0x2924), board_ahci_pi }, /* ICH9 */
404 { PCI_VDEVICE(INTEL, 0x2925), board_ahci_pi }, /* ICH9 */
405 { PCI_VDEVICE(INTEL, 0x2927), board_ahci_pi }, /* ICH9 */
406 { PCI_VDEVICE(INTEL, 0x2929), board_ahci_pi }, /* ICH9M */
407 { PCI_VDEVICE(INTEL, 0x292a), board_ahci_pi }, /* ICH9M */
408 { PCI_VDEVICE(INTEL, 0x292b), board_ahci_pi }, /* ICH9M */
409 { PCI_VDEVICE(INTEL, 0x292c), board_ahci_pi }, /* ICH9M */
410 { PCI_VDEVICE(INTEL, 0x292f), board_ahci_pi }, /* ICH9M */
411 { PCI_VDEVICE(INTEL, 0x294d), board_ahci_pi }, /* ICH9 */
412 { PCI_VDEVICE(INTEL, 0x294e), board_ahci_pi }, /* ICH9M */
413
414 /* JMicron 360/1/3/5/6, match class to avoid IDE function */
415 { PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
416 PCI_CLASS_STORAGE_SATA_AHCI, 0xffffff, board_ahci_ign_iferr },
417
418 /* ATI */
419 { PCI_VDEVICE(ATI, 0x4380), board_ahci_sb600 }, /* ATI SB600 */
420 { PCI_VDEVICE(ATI, 0x4390), board_ahci_sb600 }, /* ATI SB700 */
421
422 /* VIA */
423 { PCI_VDEVICE(VIA, 0x3349), board_ahci_vt8251 }, /* VIA VT8251 */
424 { PCI_VDEVICE(VIA, 0x6287), board_ahci_vt8251 }, /* VIA VT8251 */
425
426 /* NVIDIA */
427 { PCI_VDEVICE(NVIDIA, 0x044c), board_ahci }, /* MCP65 */
428 { PCI_VDEVICE(NVIDIA, 0x044d), board_ahci }, /* MCP65 */
429 { PCI_VDEVICE(NVIDIA, 0x044e), board_ahci }, /* MCP65 */
430 { PCI_VDEVICE(NVIDIA, 0x044f), board_ahci }, /* MCP65 */
431 { PCI_VDEVICE(NVIDIA, 0x045c), board_ahci }, /* MCP65 */
432 { PCI_VDEVICE(NVIDIA, 0x045d), board_ahci }, /* MCP65 */
433 { PCI_VDEVICE(NVIDIA, 0x045e), board_ahci }, /* MCP65 */
434 { PCI_VDEVICE(NVIDIA, 0x045f), board_ahci }, /* MCP65 */
435 { PCI_VDEVICE(NVIDIA, 0x0550), board_ahci }, /* MCP67 */
436 { PCI_VDEVICE(NVIDIA, 0x0551), board_ahci }, /* MCP67 */
437 { PCI_VDEVICE(NVIDIA, 0x0552), board_ahci }, /* MCP67 */
438 { PCI_VDEVICE(NVIDIA, 0x0553), board_ahci }, /* MCP67 */
439 { PCI_VDEVICE(NVIDIA, 0x0554), board_ahci }, /* MCP67 */
440 { PCI_VDEVICE(NVIDIA, 0x0555), board_ahci }, /* MCP67 */
441 { PCI_VDEVICE(NVIDIA, 0x0556), board_ahci }, /* MCP67 */
442 { PCI_VDEVICE(NVIDIA, 0x0557), board_ahci }, /* MCP67 */
443 { PCI_VDEVICE(NVIDIA, 0x0558), board_ahci }, /* MCP67 */
444 { PCI_VDEVICE(NVIDIA, 0x0559), board_ahci }, /* MCP67 */
445 { PCI_VDEVICE(NVIDIA, 0x055a), board_ahci }, /* MCP67 */
446 { PCI_VDEVICE(NVIDIA, 0x055b), board_ahci }, /* MCP67 */
447 { PCI_VDEVICE(NVIDIA, 0x07f0), board_ahci }, /* MCP73 */
448 { PCI_VDEVICE(NVIDIA, 0x07f1), board_ahci }, /* MCP73 */
449 { PCI_VDEVICE(NVIDIA, 0x07f2), board_ahci }, /* MCP73 */
450 { PCI_VDEVICE(NVIDIA, 0x07f3), board_ahci }, /* MCP73 */
451 { PCI_VDEVICE(NVIDIA, 0x07f4), board_ahci }, /* MCP73 */
452 { PCI_VDEVICE(NVIDIA, 0x07f5), board_ahci }, /* MCP73 */
453 { PCI_VDEVICE(NVIDIA, 0x07f6), board_ahci }, /* MCP73 */
454 { PCI_VDEVICE(NVIDIA, 0x07f7), board_ahci }, /* MCP73 */
455 { PCI_VDEVICE(NVIDIA, 0x07f8), board_ahci }, /* MCP73 */
456 { PCI_VDEVICE(NVIDIA, 0x07f9), board_ahci }, /* MCP73 */
457 { PCI_VDEVICE(NVIDIA, 0x07fa), board_ahci }, /* MCP73 */
458 { PCI_VDEVICE(NVIDIA, 0x07fb), board_ahci }, /* MCP73 */
459 { PCI_VDEVICE(NVIDIA, 0x0ad0), board_ahci }, /* MCP77 */
460 { PCI_VDEVICE(NVIDIA, 0x0ad1), board_ahci }, /* MCP77 */
461 { PCI_VDEVICE(NVIDIA, 0x0ad2), board_ahci }, /* MCP77 */
462 { PCI_VDEVICE(NVIDIA, 0x0ad3), board_ahci }, /* MCP77 */
463 { PCI_VDEVICE(NVIDIA, 0x0ad4), board_ahci }, /* MCP77 */
464 { PCI_VDEVICE(NVIDIA, 0x0ad5), board_ahci }, /* MCP77 */
465 { PCI_VDEVICE(NVIDIA, 0x0ad6), board_ahci }, /* MCP77 */
466 { PCI_VDEVICE(NVIDIA, 0x0ad7), board_ahci }, /* MCP77 */
467 { PCI_VDEVICE(NVIDIA, 0x0ad8), board_ahci }, /* MCP77 */
468 { PCI_VDEVICE(NVIDIA, 0x0ad9), board_ahci }, /* MCP77 */
469 { PCI_VDEVICE(NVIDIA, 0x0ada), board_ahci }, /* MCP77 */
470 { PCI_VDEVICE(NVIDIA, 0x0adb), board_ahci }, /* MCP77 */
471
472 /* SiS */
473 { PCI_VDEVICE(SI, 0x1184), board_ahci }, /* SiS 966 */
474 { PCI_VDEVICE(SI, 0x1185), board_ahci }, /* SiS 966 */
475 { PCI_VDEVICE(SI, 0x0186), board_ahci }, /* SiS 968 */
476
477 /* Marvell */
478 { PCI_VDEVICE(MARVELL, 0x6145), board_ahci_mv }, /* 6145 */
479
480 /* Generic, PCI class code for AHCI */
481 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
482 PCI_CLASS_STORAGE_SATA_AHCI, 0xffffff, board_ahci },
483
484 { } /* terminate list */
485 };
486
487
488 static struct pci_driver ahci_pci_driver = {
489 .name = DRV_NAME,
490 .id_table = ahci_pci_tbl,
491 .probe = ahci_init_one,
492 .remove = ata_pci_remove_one,
493 #ifdef CONFIG_PM
494 .suspend = ahci_pci_device_suspend,
495 .resume = ahci_pci_device_resume,
496 #endif
497 };
498
499
500 static inline int ahci_nr_ports(u32 cap)
501 {
502 return (cap & 0x1f) + 1;
503 }
504
505 static inline void __iomem *__ahci_port_base(struct ata_host *host,
506 unsigned int port_no)
507 {
508 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
509
510 return mmio + 0x100 + (port_no * 0x80);
511 }
512
513 static inline void __iomem *ahci_port_base(struct ata_port *ap)
514 {
515 return __ahci_port_base(ap->host, ap->port_no);
516 }
517
518 /**
519 * ahci_save_initial_config - Save and fixup initial config values
520 * @pdev: target PCI device
521 * @pi: associated ATA port info
522 * @hpriv: host private area to store config values
523 *
524 * Some registers containing configuration info might be setup by
525 * BIOS and might be cleared on reset. This function saves the
526 * initial values of those registers into @hpriv such that they
527 * can be restored after controller reset.
528 *
529 * If inconsistent, config values are fixed up by this function.
530 *
531 * LOCKING:
532 * None.
533 */
534 static void ahci_save_initial_config(struct pci_dev *pdev,
535 const struct ata_port_info *pi,
536 struct ahci_host_priv *hpriv)
537 {
538 void __iomem *mmio = pcim_iomap_table(pdev)[AHCI_PCI_BAR];
539 u32 cap, port_map;
540 int i;
541
542 /* Values prefixed with saved_ are written back to host after
543 * reset. Values without are used for driver operation.
544 */
545 hpriv->saved_cap = cap = readl(mmio + HOST_CAP);
546 hpriv->saved_port_map = port_map = readl(mmio + HOST_PORTS_IMPL);
547
548 /* some chips lie about 64bit support */
549 if ((cap & HOST_CAP_64) && (pi->flags & AHCI_FLAG_32BIT_ONLY)) {
550 dev_printk(KERN_INFO, &pdev->dev,
551 "controller can't do 64bit DMA, forcing 32bit\n");
552 cap &= ~HOST_CAP_64;
553 }
554
555 /* fixup zero port_map */
556 if (!port_map) {
557 port_map = (1 << ahci_nr_ports(cap)) - 1;
558 dev_printk(KERN_WARNING, &pdev->dev,
559 "PORTS_IMPL is zero, forcing 0x%x\n", port_map);
560
561 /* write the fixed up value to the PI register */
562 hpriv->saved_port_map = port_map;
563 }
564
565 /*
566 * Temporary Marvell 6145 hack: PATA port presence
567 * is asserted through the standard AHCI port
568 * presence register, as bit 4 (counting from 0)
569 */
570 if (pi->flags & AHCI_FLAG_MV_PATA) {
571 dev_printk(KERN_ERR, &pdev->dev,
572 "MV_AHCI HACK: port_map %x -> %x\n",
573 hpriv->port_map,
574 hpriv->port_map & 0xf);
575
576 port_map &= 0xf;
577 }
578
579 /* cross check port_map and cap.n_ports */
580 if (pi->flags & AHCI_FLAG_HONOR_PI) {
581 u32 tmp_port_map = port_map;
582 int n_ports = ahci_nr_ports(cap);
583
584 for (i = 0; i < AHCI_MAX_PORTS && n_ports; i++) {
585 if (tmp_port_map & (1 << i)) {
586 n_ports--;
587 tmp_port_map &= ~(1 << i);
588 }
589 }
590
591 /* Whine if inconsistent. No need to update cap.
592 * port_map is used to determine number of ports.
593 */
594 if (n_ports || tmp_port_map)
595 dev_printk(KERN_WARNING, &pdev->dev,
596 "nr_ports (%u) and implemented port map "
597 "(0x%x) don't match\n",
598 ahci_nr_ports(cap), port_map);
599 } else {
600 /* fabricate port_map from cap.nr_ports */
601 port_map = (1 << ahci_nr_ports(cap)) - 1;
602 }
603
604 /* record values to use during operation */
605 hpriv->cap = cap;
606 hpriv->port_map = port_map;
607 }
608
609 /**
610 * ahci_restore_initial_config - Restore initial config
611 * @host: target ATA host
612 *
613 * Restore initial config stored by ahci_save_initial_config().
614 *
615 * LOCKING:
616 * None.
617 */
618 static void ahci_restore_initial_config(struct ata_host *host)
619 {
620 struct ahci_host_priv *hpriv = host->private_data;
621 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
622
623 writel(hpriv->saved_cap, mmio + HOST_CAP);
624 writel(hpriv->saved_port_map, mmio + HOST_PORTS_IMPL);
625 (void) readl(mmio + HOST_PORTS_IMPL); /* flush */
626 }
627
628 static u32 ahci_scr_read (struct ata_port *ap, unsigned int sc_reg_in)
629 {
630 unsigned int sc_reg;
631
632 switch (sc_reg_in) {
633 case SCR_STATUS: sc_reg = 0; break;
634 case SCR_CONTROL: sc_reg = 1; break;
635 case SCR_ERROR: sc_reg = 2; break;
636 case SCR_ACTIVE: sc_reg = 3; break;
637 default:
638 return 0xffffffffU;
639 }
640
641 return readl(ap->ioaddr.scr_addr + (sc_reg * 4));
642 }
643
644
645 static void ahci_scr_write (struct ata_port *ap, unsigned int sc_reg_in,
646 u32 val)
647 {
648 unsigned int sc_reg;
649
650 switch (sc_reg_in) {
651 case SCR_STATUS: sc_reg = 0; break;
652 case SCR_CONTROL: sc_reg = 1; break;
653 case SCR_ERROR: sc_reg = 2; break;
654 case SCR_ACTIVE: sc_reg = 3; break;
655 default:
656 return;
657 }
658
659 writel(val, ap->ioaddr.scr_addr + (sc_reg * 4));
660 }
661
662 static void ahci_start_engine(struct ata_port *ap)
663 {
664 void __iomem *port_mmio = ahci_port_base(ap);
665 u32 tmp;
666
667 /* start DMA */
668 tmp = readl(port_mmio + PORT_CMD);
669 tmp |= PORT_CMD_START;
670 writel(tmp, port_mmio + PORT_CMD);
671 readl(port_mmio + PORT_CMD); /* flush */
672 }
673
674 static int ahci_stop_engine(struct ata_port *ap)
675 {
676 void __iomem *port_mmio = ahci_port_base(ap);
677 u32 tmp;
678
679 tmp = readl(port_mmio + PORT_CMD);
680
681 /* check if the HBA is idle */
682 if ((tmp & (PORT_CMD_START | PORT_CMD_LIST_ON)) == 0)
683 return 0;
684
685 /* setting HBA to idle */
686 tmp &= ~PORT_CMD_START;
687 writel(tmp, port_mmio + PORT_CMD);
688
689 /* wait for engine to stop. This could be as long as 500 msec */
690 tmp = ata_wait_register(port_mmio + PORT_CMD,
691 PORT_CMD_LIST_ON, PORT_CMD_LIST_ON, 1, 500);
692 if (tmp & PORT_CMD_LIST_ON)
693 return -EIO;
694
695 return 0;
696 }
697
698 static void ahci_start_fis_rx(struct ata_port *ap)
699 {
700 void __iomem *port_mmio = ahci_port_base(ap);
701 struct ahci_host_priv *hpriv = ap->host->private_data;
702 struct ahci_port_priv *pp = ap->private_data;
703 u32 tmp;
704
705 /* set FIS registers */
706 if (hpriv->cap & HOST_CAP_64)
707 writel((pp->cmd_slot_dma >> 16) >> 16,
708 port_mmio + PORT_LST_ADDR_HI);
709 writel(pp->cmd_slot_dma & 0xffffffff, port_mmio + PORT_LST_ADDR);
710
711 if (hpriv->cap & HOST_CAP_64)
712 writel((pp->rx_fis_dma >> 16) >> 16,
713 port_mmio + PORT_FIS_ADDR_HI);
714 writel(pp->rx_fis_dma & 0xffffffff, port_mmio + PORT_FIS_ADDR);
715
716 /* enable FIS reception */
717 tmp = readl(port_mmio + PORT_CMD);
718 tmp |= PORT_CMD_FIS_RX;
719 writel(tmp, port_mmio + PORT_CMD);
720
721 /* flush */
722 readl(port_mmio + PORT_CMD);
723 }
724
725 static int ahci_stop_fis_rx(struct ata_port *ap)
726 {
727 void __iomem *port_mmio = ahci_port_base(ap);
728 u32 tmp;
729
730 /* disable FIS reception */
731 tmp = readl(port_mmio + PORT_CMD);
732 tmp &= ~PORT_CMD_FIS_RX;
733 writel(tmp, port_mmio + PORT_CMD);
734
735 /* wait for completion, spec says 500ms, give it 1000 */
736 tmp = ata_wait_register(port_mmio + PORT_CMD, PORT_CMD_FIS_ON,
737 PORT_CMD_FIS_ON, 10, 1000);
738 if (tmp & PORT_CMD_FIS_ON)
739 return -EBUSY;
740
741 return 0;
742 }
743
744 static void ahci_power_up(struct ata_port *ap)
745 {
746 struct ahci_host_priv *hpriv = ap->host->private_data;
747 void __iomem *port_mmio = ahci_port_base(ap);
748 u32 cmd;
749
750 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
751
752 /* spin up device */
753 if (hpriv->cap & HOST_CAP_SSS) {
754 cmd |= PORT_CMD_SPIN_UP;
755 writel(cmd, port_mmio + PORT_CMD);
756 }
757
758 /* wake up link */
759 writel(cmd | PORT_CMD_ICC_ACTIVE, port_mmio + PORT_CMD);
760 }
761
762 #ifdef CONFIG_PM
763 static void ahci_power_down(struct ata_port *ap)
764 {
765 struct ahci_host_priv *hpriv = ap->host->private_data;
766 void __iomem *port_mmio = ahci_port_base(ap);
767 u32 cmd, scontrol;
768
769 if (!(hpriv->cap & HOST_CAP_SSS))
770 return;
771
772 /* put device into listen mode, first set PxSCTL.DET to 0 */
773 scontrol = readl(port_mmio + PORT_SCR_CTL);
774 scontrol &= ~0xf;
775 writel(scontrol, port_mmio + PORT_SCR_CTL);
776
777 /* then set PxCMD.SUD to 0 */
778 cmd = readl(port_mmio + PORT_CMD) & ~PORT_CMD_ICC_MASK;
779 cmd &= ~PORT_CMD_SPIN_UP;
780 writel(cmd, port_mmio + PORT_CMD);
781 }
782 #endif
783
784 static void ahci_start_port(struct ata_port *ap)
785 {
786 /* enable FIS reception */
787 ahci_start_fis_rx(ap);
788
789 /* enable DMA */
790 ahci_start_engine(ap);
791 }
792
793 static int ahci_deinit_port(struct ata_port *ap, const char **emsg)
794 {
795 int rc;
796
797 /* disable DMA */
798 rc = ahci_stop_engine(ap);
799 if (rc) {
800 *emsg = "failed to stop engine";
801 return rc;
802 }
803
804 /* disable FIS reception */
805 rc = ahci_stop_fis_rx(ap);
806 if (rc) {
807 *emsg = "failed stop FIS RX";
808 return rc;
809 }
810
811 return 0;
812 }
813
814 static int ahci_reset_controller(struct ata_host *host)
815 {
816 struct pci_dev *pdev = to_pci_dev(host->dev);
817 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
818 u32 tmp;
819
820 /* global controller reset */
821 tmp = readl(mmio + HOST_CTL);
822 if ((tmp & HOST_RESET) == 0) {
823 writel(tmp | HOST_RESET, mmio + HOST_CTL);
824 readl(mmio + HOST_CTL); /* flush */
825 }
826
827 /* reset must complete within 1 second, or
828 * the hardware should be considered fried.
829 */
830 ssleep(1);
831
832 tmp = readl(mmio + HOST_CTL);
833 if (tmp & HOST_RESET) {
834 dev_printk(KERN_ERR, host->dev,
835 "controller reset failed (0x%x)\n", tmp);
836 return -EIO;
837 }
838
839 /* turn on AHCI mode */
840 writel(HOST_AHCI_EN, mmio + HOST_CTL);
841 (void) readl(mmio + HOST_CTL); /* flush */
842
843 /* some registers might be cleared on reset. restore initial values */
844 ahci_restore_initial_config(host);
845
846 if (pdev->vendor == PCI_VENDOR_ID_INTEL) {
847 u16 tmp16;
848
849 /* configure PCS */
850 pci_read_config_word(pdev, 0x92, &tmp16);
851 tmp16 |= 0xf;
852 pci_write_config_word(pdev, 0x92, tmp16);
853 }
854
855 return 0;
856 }
857
858 static void ahci_port_init(struct pci_dev *pdev, struct ata_port *ap,
859 int port_no, void __iomem *mmio,
860 void __iomem *port_mmio)
861 {
862 const char *emsg = NULL;
863 int rc;
864 u32 tmp;
865
866 /* make sure port is not active */
867 rc = ahci_deinit_port(ap, &emsg);
868 if (rc)
869 dev_printk(KERN_WARNING, &pdev->dev,
870 "%s (%d)\n", emsg, rc);
871
872 /* clear SError */
873 tmp = readl(port_mmio + PORT_SCR_ERR);
874 VPRINTK("PORT_SCR_ERR 0x%x\n", tmp);
875 writel(tmp, port_mmio + PORT_SCR_ERR);
876
877 /* clear port IRQ */
878 tmp = readl(port_mmio + PORT_IRQ_STAT);
879 VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
880 if (tmp)
881 writel(tmp, port_mmio + PORT_IRQ_STAT);
882
883 writel(1 << port_no, mmio + HOST_IRQ_STAT);
884 }
885
886 static void ahci_init_controller(struct ata_host *host)
887 {
888 struct pci_dev *pdev = to_pci_dev(host->dev);
889 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
890 int i;
891 void __iomem *port_mmio;
892 u32 tmp;
893
894 if (host->ports[0]->flags & AHCI_FLAG_MV_PATA) {
895 port_mmio = __ahci_port_base(host, 4);
896
897 writel(0, port_mmio + PORT_IRQ_MASK);
898
899 /* clear port IRQ */
900 tmp = readl(port_mmio + PORT_IRQ_STAT);
901 VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
902 if (tmp)
903 writel(tmp, port_mmio + PORT_IRQ_STAT);
904 }
905
906 for (i = 0; i < host->n_ports; i++) {
907 struct ata_port *ap = host->ports[i];
908
909 port_mmio = ahci_port_base(ap);
910 if (ata_port_is_dummy(ap))
911 continue;
912
913 ahci_port_init(pdev, ap, i, mmio, port_mmio);
914 }
915
916 tmp = readl(mmio + HOST_CTL);
917 VPRINTK("HOST_CTL 0x%x\n", tmp);
918 writel(tmp | HOST_IRQ_EN, mmio + HOST_CTL);
919 tmp = readl(mmio + HOST_CTL);
920 VPRINTK("HOST_CTL 0x%x\n", tmp);
921 }
922
923 static unsigned int ahci_dev_classify(struct ata_port *ap)
924 {
925 void __iomem *port_mmio = ahci_port_base(ap);
926 struct ata_taskfile tf;
927 u32 tmp;
928
929 tmp = readl(port_mmio + PORT_SIG);
930 tf.lbah = (tmp >> 24) & 0xff;
931 tf.lbam = (tmp >> 16) & 0xff;
932 tf.lbal = (tmp >> 8) & 0xff;
933 tf.nsect = (tmp) & 0xff;
934
935 return ata_dev_classify(&tf);
936 }
937
938 static void ahci_fill_cmd_slot(struct ahci_port_priv *pp, unsigned int tag,
939 u32 opts)
940 {
941 dma_addr_t cmd_tbl_dma;
942
943 cmd_tbl_dma = pp->cmd_tbl_dma + tag * AHCI_CMD_TBL_SZ;
944
945 pp->cmd_slot[tag].opts = cpu_to_le32(opts);
946 pp->cmd_slot[tag].status = 0;
947 pp->cmd_slot[tag].tbl_addr = cpu_to_le32(cmd_tbl_dma & 0xffffffff);
948 pp->cmd_slot[tag].tbl_addr_hi = cpu_to_le32((cmd_tbl_dma >> 16) >> 16);
949 }
950
951 static int ahci_clo(struct ata_port *ap)
952 {
953 void __iomem *port_mmio = ap->ioaddr.cmd_addr;
954 struct ahci_host_priv *hpriv = ap->host->private_data;
955 u32 tmp;
956
957 if (!(hpriv->cap & HOST_CAP_CLO))
958 return -EOPNOTSUPP;
959
960 tmp = readl(port_mmio + PORT_CMD);
961 tmp |= PORT_CMD_CLO;
962 writel(tmp, port_mmio + PORT_CMD);
963
964 tmp = ata_wait_register(port_mmio + PORT_CMD,
965 PORT_CMD_CLO, PORT_CMD_CLO, 1, 500);
966 if (tmp & PORT_CMD_CLO)
967 return -EIO;
968
969 return 0;
970 }
971
972 static int ahci_softreset(struct ata_port *ap, unsigned int *class,
973 unsigned long deadline)
974 {
975 struct ahci_port_priv *pp = ap->private_data;
976 void __iomem *port_mmio = ahci_port_base(ap);
977 const u32 cmd_fis_len = 5; /* five dwords */
978 const char *reason = NULL;
979 struct ata_taskfile tf;
980 u32 tmp;
981 u8 *fis;
982 int rc;
983
984 DPRINTK("ENTER\n");
985
986 if (ata_port_offline(ap)) {
987 DPRINTK("PHY reports no device\n");
988 *class = ATA_DEV_NONE;
989 return 0;
990 }
991
992 /* prepare for SRST (AHCI-1.1 10.4.1) */
993 rc = ahci_stop_engine(ap);
994 if (rc) {
995 reason = "failed to stop engine";
996 goto fail_restart;
997 }
998
999 /* check BUSY/DRQ, perform Command List Override if necessary */
1000 if (ahci_check_status(ap) & (ATA_BUSY | ATA_DRQ)) {
1001 rc = ahci_clo(ap);
1002
1003 if (rc == -EOPNOTSUPP) {
1004 reason = "port busy but CLO unavailable";
1005 goto fail_restart;
1006 } else if (rc) {
1007 reason = "port busy but CLO failed";
1008 goto fail_restart;
1009 }
1010 }
1011
1012 /* restart engine */
1013 ahci_start_engine(ap);
1014
1015 ata_tf_init(ap->device, &tf);
1016 fis = pp->cmd_tbl;
1017
1018 /* issue the first D2H Register FIS */
1019 ahci_fill_cmd_slot(pp, 0,
1020 cmd_fis_len | AHCI_CMD_RESET | AHCI_CMD_CLR_BUSY);
1021
1022 tf.ctl |= ATA_SRST;
1023 ata_tf_to_fis(&tf, 0, 0, fis);
1024
1025 writel(1, port_mmio + PORT_CMD_ISSUE);
1026
1027 tmp = ata_wait_register(port_mmio + PORT_CMD_ISSUE, 0x1, 0x1, 1, 500);
1028 if (tmp & 0x1) {
1029 rc = -EIO;
1030 reason = "1st FIS failed";
1031 goto fail;
1032 }
1033
1034 /* spec says at least 5us, but be generous and sleep for 1ms */
1035 msleep(1);
1036
1037 /* issue the second D2H Register FIS */
1038 ahci_fill_cmd_slot(pp, 0, cmd_fis_len);
1039
1040 tf.ctl &= ~ATA_SRST;
1041 ata_tf_to_fis(&tf, 0, 0, fis);
1042
1043 writel(1, port_mmio + PORT_CMD_ISSUE);
1044 readl(port_mmio + PORT_CMD_ISSUE); /* flush */
1045
1046 /* spec mandates ">= 2ms" before checking status.
1047 * We wait 150ms, because that was the magic delay used for
1048 * ATAPI devices in Hale Landis's ATADRVR, for the period of time
1049 * between when the ATA command register is written, and then
1050 * status is checked. Because waiting for "a while" before
1051 * checking status is fine, post SRST, we perform this magic
1052 * delay here as well.
1053 */
1054 msleep(150);
1055
1056 rc = ata_wait_ready(ap, deadline);
1057 /* link occupied, -ENODEV too is an error */
1058 if (rc) {
1059 reason = "device not ready";
1060 goto fail;
1061 }
1062 *class = ahci_dev_classify(ap);
1063
1064 DPRINTK("EXIT, class=%u\n", *class);
1065 return 0;
1066
1067 fail_restart:
1068 ahci_start_engine(ap);
1069 fail:
1070 ata_port_printk(ap, KERN_ERR, "softreset failed (%s)\n", reason);
1071 return rc;
1072 }
1073
1074 static int ahci_hardreset(struct ata_port *ap, unsigned int *class,
1075 unsigned long deadline)
1076 {
1077 struct ahci_port_priv *pp = ap->private_data;
1078 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
1079 struct ata_taskfile tf;
1080 int rc;
1081
1082 DPRINTK("ENTER\n");
1083
1084 ahci_stop_engine(ap);
1085
1086 /* clear D2H reception area to properly wait for D2H FIS */
1087 ata_tf_init(ap->device, &tf);
1088 tf.command = 0x80;
1089 ata_tf_to_fis(&tf, 0, 0, d2h_fis);
1090
1091 rc = sata_std_hardreset(ap, class, deadline);
1092
1093 ahci_start_engine(ap);
1094
1095 if (rc == 0 && ata_port_online(ap))
1096 *class = ahci_dev_classify(ap);
1097 if (*class == ATA_DEV_UNKNOWN)
1098 *class = ATA_DEV_NONE;
1099
1100 DPRINTK("EXIT, rc=%d, class=%u\n", rc, *class);
1101 return rc;
1102 }
1103
1104 static int ahci_vt8251_hardreset(struct ata_port *ap, unsigned int *class,
1105 unsigned long deadline)
1106 {
1107 int rc;
1108
1109 DPRINTK("ENTER\n");
1110
1111 ahci_stop_engine(ap);
1112
1113 rc = sata_port_hardreset(ap, sata_ehc_deb_timing(&ap->eh_context),
1114 deadline);
1115
1116 /* vt8251 needs SError cleared for the port to operate */
1117 ahci_scr_write(ap, SCR_ERROR, ahci_scr_read(ap, SCR_ERROR));
1118
1119 ahci_start_engine(ap);
1120
1121 DPRINTK("EXIT, rc=%d, class=%u\n", rc, *class);
1122
1123 /* vt8251 doesn't clear BSY on signature FIS reception,
1124 * request follow-up softreset.
1125 */
1126 return rc ?: -EAGAIN;
1127 }
1128
1129 static void ahci_postreset(struct ata_port *ap, unsigned int *class)
1130 {
1131 void __iomem *port_mmio = ahci_port_base(ap);
1132 u32 new_tmp, tmp;
1133
1134 ata_std_postreset(ap, class);
1135
1136 /* Make sure port's ATAPI bit is set appropriately */
1137 new_tmp = tmp = readl(port_mmio + PORT_CMD);
1138 if (*class == ATA_DEV_ATAPI)
1139 new_tmp |= PORT_CMD_ATAPI;
1140 else
1141 new_tmp &= ~PORT_CMD_ATAPI;
1142 if (new_tmp != tmp) {
1143 writel(new_tmp, port_mmio + PORT_CMD);
1144 readl(port_mmio + PORT_CMD); /* flush */
1145 }
1146 }
1147
1148 static u8 ahci_check_status(struct ata_port *ap)
1149 {
1150 void __iomem *mmio = ap->ioaddr.cmd_addr;
1151
1152 return readl(mmio + PORT_TFDATA) & 0xFF;
1153 }
1154
1155 static void ahci_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
1156 {
1157 struct ahci_port_priv *pp = ap->private_data;
1158 u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
1159
1160 ata_tf_from_fis(d2h_fis, tf);
1161 }
1162
1163 static unsigned int ahci_fill_sg(struct ata_queued_cmd *qc, void *cmd_tbl)
1164 {
1165 struct scatterlist *sg;
1166 struct ahci_sg *ahci_sg;
1167 unsigned int n_sg = 0;
1168
1169 VPRINTK("ENTER\n");
1170
1171 /*
1172 * Next, the S/G list.
1173 */
1174 ahci_sg = cmd_tbl + AHCI_CMD_TBL_HDR_SZ;
1175 ata_for_each_sg(sg, qc) {
1176 dma_addr_t addr = sg_dma_address(sg);
1177 u32 sg_len = sg_dma_len(sg);
1178
1179 ahci_sg->addr = cpu_to_le32(addr & 0xffffffff);
1180 ahci_sg->addr_hi = cpu_to_le32((addr >> 16) >> 16);
1181 ahci_sg->flags_size = cpu_to_le32(sg_len - 1);
1182
1183 ahci_sg++;
1184 n_sg++;
1185 }
1186
1187 return n_sg;
1188 }
1189
1190 static void ahci_qc_prep(struct ata_queued_cmd *qc)
1191 {
1192 struct ata_port *ap = qc->ap;
1193 struct ahci_port_priv *pp = ap->private_data;
1194 int is_atapi = is_atapi_taskfile(&qc->tf);
1195 void *cmd_tbl;
1196 u32 opts;
1197 const u32 cmd_fis_len = 5; /* five dwords */
1198 unsigned int n_elem;
1199
1200 /*
1201 * Fill in command table information. First, the header,
1202 * a SATA Register - Host to Device command FIS.
1203 */
1204 cmd_tbl = pp->cmd_tbl + qc->tag * AHCI_CMD_TBL_SZ;
1205
1206 ata_tf_to_fis(&qc->tf, 0, 1, cmd_tbl);
1207 if (is_atapi) {
1208 memset(cmd_tbl + AHCI_CMD_TBL_CDB, 0, 32);
1209 memcpy(cmd_tbl + AHCI_CMD_TBL_CDB, qc->cdb, qc->dev->cdb_len);
1210 }
1211
1212 n_elem = 0;
1213 if (qc->flags & ATA_QCFLAG_DMAMAP)
1214 n_elem = ahci_fill_sg(qc, cmd_tbl);
1215
1216 /*
1217 * Fill in command slot information.
1218 */
1219 opts = cmd_fis_len | n_elem << 16;
1220 if (qc->tf.flags & ATA_TFLAG_WRITE)
1221 opts |= AHCI_CMD_WRITE;
1222 if (is_atapi)
1223 opts |= AHCI_CMD_ATAPI | AHCI_CMD_PREFETCH;
1224
1225 ahci_fill_cmd_slot(pp, qc->tag, opts);
1226 }
1227
1228 static void ahci_error_intr(struct ata_port *ap, u32 irq_stat)
1229 {
1230 struct ahci_port_priv *pp = ap->private_data;
1231 struct ata_eh_info *ehi = &ap->eh_info;
1232 unsigned int err_mask = 0, action = 0;
1233 struct ata_queued_cmd *qc;
1234 u32 serror;
1235
1236 ata_ehi_clear_desc(ehi);
1237
1238 /* AHCI needs SError cleared; otherwise, it might lock up */
1239 serror = ahci_scr_read(ap, SCR_ERROR);
1240 ahci_scr_write(ap, SCR_ERROR, serror);
1241
1242 /* analyze @irq_stat */
1243 ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat);
1244
1245 /* some controllers set IRQ_IF_ERR on device errors, ignore it */
1246 if (ap->flags & AHCI_FLAG_IGN_IRQ_IF_ERR)
1247 irq_stat &= ~PORT_IRQ_IF_ERR;
1248
1249 if (irq_stat & PORT_IRQ_TF_ERR) {
1250 err_mask |= AC_ERR_DEV;
1251 if (ap->flags & AHCI_FLAG_IGN_SERR_INTERNAL)
1252 serror &= ~SERR_INTERNAL;
1253 }
1254
1255 if (irq_stat & (PORT_IRQ_HBUS_ERR | PORT_IRQ_HBUS_DATA_ERR)) {
1256 err_mask |= AC_ERR_HOST_BUS;
1257 action |= ATA_EH_SOFTRESET;
1258 }
1259
1260 if (irq_stat & PORT_IRQ_IF_ERR) {
1261 err_mask |= AC_ERR_ATA_BUS;
1262 action |= ATA_EH_SOFTRESET;
1263 ata_ehi_push_desc(ehi, ", interface fatal error");
1264 }
1265
1266 if (irq_stat & (PORT_IRQ_CONNECT | PORT_IRQ_PHYRDY)) {
1267 ata_ehi_hotplugged(ehi);
1268 ata_ehi_push_desc(ehi, ", %s", irq_stat & PORT_IRQ_CONNECT ?
1269 "connection status changed" : "PHY RDY changed");
1270 }
1271
1272 if (irq_stat & PORT_IRQ_UNK_FIS) {
1273 u32 *unk = (u32 *)(pp->rx_fis + RX_FIS_UNK);
1274
1275 err_mask |= AC_ERR_HSM;
1276 action |= ATA_EH_SOFTRESET;
1277 ata_ehi_push_desc(ehi, ", unknown FIS %08x %08x %08x %08x",
1278 unk[0], unk[1], unk[2], unk[3]);
1279 }
1280
1281 /* okay, let's hand over to EH */
1282 ehi->serror |= serror;
1283 ehi->action |= action;
1284
1285 qc = ata_qc_from_tag(ap, ap->active_tag);
1286 if (qc)
1287 qc->err_mask |= err_mask;
1288 else
1289 ehi->err_mask |= err_mask;
1290
1291 if (irq_stat & PORT_IRQ_FREEZE)
1292 ata_port_freeze(ap);
1293 else
1294 ata_port_abort(ap);
1295 }
1296
1297 static void ahci_port_intr(struct ata_port *ap)
1298 {
1299 void __iomem *port_mmio = ap->ioaddr.cmd_addr;
1300 struct ata_eh_info *ehi = &ap->eh_info;
1301 struct ahci_port_priv *pp = ap->private_data;
1302 u32 status, qc_active;
1303 int rc, known_irq = 0;
1304
1305 status = readl(port_mmio + PORT_IRQ_STAT);
1306 writel(status, port_mmio + PORT_IRQ_STAT);
1307
1308 if (unlikely(status & PORT_IRQ_ERROR)) {
1309 ahci_error_intr(ap, status);
1310 return;
1311 }
1312
1313 if (ap->sactive)
1314 qc_active = readl(port_mmio + PORT_SCR_ACT);
1315 else
1316 qc_active = readl(port_mmio + PORT_CMD_ISSUE);
1317
1318 rc = ata_qc_complete_multiple(ap, qc_active, NULL);
1319 if (rc > 0)
1320 return;
1321 if (rc < 0) {
1322 ehi->err_mask |= AC_ERR_HSM;
1323 ehi->action |= ATA_EH_SOFTRESET;
1324 ata_port_freeze(ap);
1325 return;
1326 }
1327
1328 /* hmmm... a spurious interupt */
1329
1330 /* if !NCQ, ignore. No modern ATA device has broken HSM
1331 * implementation for non-NCQ commands.
1332 */
1333 if (!ap->sactive)
1334 return;
1335
1336 if (status & PORT_IRQ_D2H_REG_FIS) {
1337 if (!pp->ncq_saw_d2h)
1338 ata_port_printk(ap, KERN_INFO,
1339 "D2H reg with I during NCQ, "
1340 "this message won't be printed again\n");
1341 pp->ncq_saw_d2h = 1;
1342 known_irq = 1;
1343 }
1344
1345 if (status & PORT_IRQ_DMAS_FIS) {
1346 if (!pp->ncq_saw_dmas)
1347 ata_port_printk(ap, KERN_INFO,
1348 "DMAS FIS during NCQ, "
1349 "this message won't be printed again\n");
1350 pp->ncq_saw_dmas = 1;
1351 known_irq = 1;
1352 }
1353
1354 if (status & PORT_IRQ_SDB_FIS) {
1355 const __le32 *f = pp->rx_fis + RX_FIS_SDB;
1356
1357 if (le32_to_cpu(f[1])) {
1358 /* SDB FIS containing spurious completions
1359 * might be dangerous, whine and fail commands
1360 * with HSM violation. EH will turn off NCQ
1361 * after several such failures.
1362 */
1363 ata_ehi_push_desc(ehi,
1364 "spurious completions during NCQ "
1365 "issue=0x%x SAct=0x%x FIS=%08x:%08x",
1366 readl(port_mmio + PORT_CMD_ISSUE),
1367 readl(port_mmio + PORT_SCR_ACT),
1368 le32_to_cpu(f[0]), le32_to_cpu(f[1]));
1369 ehi->err_mask |= AC_ERR_HSM;
1370 ehi->action |= ATA_EH_SOFTRESET;
1371 ata_port_freeze(ap);
1372 } else {
1373 if (!pp->ncq_saw_sdb)
1374 ata_port_printk(ap, KERN_INFO,
1375 "spurious SDB FIS %08x:%08x during NCQ, "
1376 "this message won't be printed again\n",
1377 le32_to_cpu(f[0]), le32_to_cpu(f[1]));
1378 pp->ncq_saw_sdb = 1;
1379 }
1380 known_irq = 1;
1381 }
1382
1383 if (!known_irq)
1384 ata_port_printk(ap, KERN_INFO, "spurious interrupt "
1385 "(irq_stat 0x%x active_tag 0x%x sactive 0x%x)\n",
1386 status, ap->active_tag, ap->sactive);
1387 }
1388
1389 static void ahci_irq_clear(struct ata_port *ap)
1390 {
1391 /* TODO */
1392 }
1393
1394 static irqreturn_t ahci_interrupt(int irq, void *dev_instance)
1395 {
1396 struct ata_host *host = dev_instance;
1397 struct ahci_host_priv *hpriv;
1398 unsigned int i, handled = 0;
1399 void __iomem *mmio;
1400 u32 irq_stat, irq_ack = 0;
1401
1402 VPRINTK("ENTER\n");
1403
1404 hpriv = host->private_data;
1405 mmio = host->iomap[AHCI_PCI_BAR];
1406
1407 /* sigh. 0xffffffff is a valid return from h/w */
1408 irq_stat = readl(mmio + HOST_IRQ_STAT);
1409 irq_stat &= hpriv->port_map;
1410 if (!irq_stat)
1411 return IRQ_NONE;
1412
1413 spin_lock(&host->lock);
1414
1415 for (i = 0; i < host->n_ports; i++) {
1416 struct ata_port *ap;
1417
1418 if (!(irq_stat & (1 << i)))
1419 continue;
1420
1421 ap = host->ports[i];
1422 if (ap) {
1423 ahci_port_intr(ap);
1424 VPRINTK("port %u\n", i);
1425 } else {
1426 VPRINTK("port %u (no irq)\n", i);
1427 if (ata_ratelimit())
1428 dev_printk(KERN_WARNING, host->dev,
1429 "interrupt on disabled port %u\n", i);
1430 }
1431
1432 irq_ack |= (1 << i);
1433 }
1434
1435 if (irq_ack) {
1436 writel(irq_ack, mmio + HOST_IRQ_STAT);
1437 handled = 1;
1438 }
1439
1440 spin_unlock(&host->lock);
1441
1442 VPRINTK("EXIT\n");
1443
1444 return IRQ_RETVAL(handled);
1445 }
1446
1447 static unsigned int ahci_qc_issue(struct ata_queued_cmd *qc)
1448 {
1449 struct ata_port *ap = qc->ap;
1450 void __iomem *port_mmio = ahci_port_base(ap);
1451
1452 if (qc->tf.protocol == ATA_PROT_NCQ)
1453 writel(1 << qc->tag, port_mmio + PORT_SCR_ACT);
1454 writel(1 << qc->tag, port_mmio + PORT_CMD_ISSUE);
1455 readl(port_mmio + PORT_CMD_ISSUE); /* flush */
1456
1457 return 0;
1458 }
1459
1460 static void ahci_freeze(struct ata_port *ap)
1461 {
1462 void __iomem *port_mmio = ahci_port_base(ap);
1463
1464 /* turn IRQ off */
1465 writel(0, port_mmio + PORT_IRQ_MASK);
1466 }
1467
1468 static void ahci_thaw(struct ata_port *ap)
1469 {
1470 void __iomem *mmio = ap->host->iomap[AHCI_PCI_BAR];
1471 void __iomem *port_mmio = ahci_port_base(ap);
1472 u32 tmp;
1473
1474 /* clear IRQ */
1475 tmp = readl(port_mmio + PORT_IRQ_STAT);
1476 writel(tmp, port_mmio + PORT_IRQ_STAT);
1477 writel(1 << ap->port_no, mmio + HOST_IRQ_STAT);
1478
1479 /* turn IRQ back on */
1480 writel(DEF_PORT_IRQ, port_mmio + PORT_IRQ_MASK);
1481 }
1482
1483 static void ahci_error_handler(struct ata_port *ap)
1484 {
1485 if (!(ap->pflags & ATA_PFLAG_FROZEN)) {
1486 /* restart engine */
1487 ahci_stop_engine(ap);
1488 ahci_start_engine(ap);
1489 }
1490
1491 /* perform recovery */
1492 ata_do_eh(ap, ata_std_prereset, ahci_softreset, ahci_hardreset,
1493 ahci_postreset);
1494 }
1495
1496 static void ahci_vt8251_error_handler(struct ata_port *ap)
1497 {
1498 if (!(ap->pflags & ATA_PFLAG_FROZEN)) {
1499 /* restart engine */
1500 ahci_stop_engine(ap);
1501 ahci_start_engine(ap);
1502 }
1503
1504 /* perform recovery */
1505 ata_do_eh(ap, ata_std_prereset, ahci_softreset, ahci_vt8251_hardreset,
1506 ahci_postreset);
1507 }
1508
1509 static void ahci_post_internal_cmd(struct ata_queued_cmd *qc)
1510 {
1511 struct ata_port *ap = qc->ap;
1512
1513 if (qc->flags & ATA_QCFLAG_FAILED) {
1514 /* make DMA engine forget about the failed command */
1515 ahci_stop_engine(ap);
1516 ahci_start_engine(ap);
1517 }
1518 }
1519
1520 static int ahci_port_resume(struct ata_port *ap)
1521 {
1522 ahci_power_up(ap);
1523 ahci_start_port(ap);
1524
1525 return 0;
1526 }
1527
1528 #ifdef CONFIG_PM
1529 static int ahci_port_suspend(struct ata_port *ap, pm_message_t mesg)
1530 {
1531 const char *emsg = NULL;
1532 int rc;
1533
1534 rc = ahci_deinit_port(ap, &emsg);
1535 if (rc == 0)
1536 ahci_power_down(ap);
1537 else {
1538 ata_port_printk(ap, KERN_ERR, "%s (%d)\n", emsg, rc);
1539 ahci_start_port(ap);
1540 }
1541
1542 return rc;
1543 }
1544
1545 static int ahci_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
1546 {
1547 struct ata_host *host = dev_get_drvdata(&pdev->dev);
1548 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
1549 u32 ctl;
1550
1551 if (mesg.event == PM_EVENT_SUSPEND) {
1552 /* AHCI spec rev1.1 section 8.3.3:
1553 * Software must disable interrupts prior to requesting a
1554 * transition of the HBA to D3 state.
1555 */
1556 ctl = readl(mmio + HOST_CTL);
1557 ctl &= ~HOST_IRQ_EN;
1558 writel(ctl, mmio + HOST_CTL);
1559 readl(mmio + HOST_CTL); /* flush */
1560 }
1561
1562 return ata_pci_device_suspend(pdev, mesg);
1563 }
1564
1565 static int ahci_pci_device_resume(struct pci_dev *pdev)
1566 {
1567 struct ata_host *host = dev_get_drvdata(&pdev->dev);
1568 int rc;
1569
1570 rc = ata_pci_device_do_resume(pdev);
1571 if (rc)
1572 return rc;
1573
1574 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND) {
1575 rc = ahci_reset_controller(host);
1576 if (rc)
1577 return rc;
1578
1579 ahci_init_controller(host);
1580 }
1581
1582 ata_host_resume(host);
1583
1584 return 0;
1585 }
1586 #endif
1587
1588 static int ahci_port_start(struct ata_port *ap)
1589 {
1590 struct device *dev = ap->host->dev;
1591 struct ahci_port_priv *pp;
1592 void *mem;
1593 dma_addr_t mem_dma;
1594 int rc;
1595
1596 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
1597 if (!pp)
1598 return -ENOMEM;
1599
1600 rc = ata_pad_alloc(ap, dev);
1601 if (rc)
1602 return rc;
1603
1604 mem = dmam_alloc_coherent(dev, AHCI_PORT_PRIV_DMA_SZ, &mem_dma,
1605 GFP_KERNEL);
1606 if (!mem)
1607 return -ENOMEM;
1608 memset(mem, 0, AHCI_PORT_PRIV_DMA_SZ);
1609
1610 /*
1611 * First item in chunk of DMA memory: 32-slot command table,
1612 * 32 bytes each in size
1613 */
1614 pp->cmd_slot = mem;
1615 pp->cmd_slot_dma = mem_dma;
1616
1617 mem += AHCI_CMD_SLOT_SZ;
1618 mem_dma += AHCI_CMD_SLOT_SZ;
1619
1620 /*
1621 * Second item: Received-FIS area
1622 */
1623 pp->rx_fis = mem;
1624 pp->rx_fis_dma = mem_dma;
1625
1626 mem += AHCI_RX_FIS_SZ;
1627 mem_dma += AHCI_RX_FIS_SZ;
1628
1629 /*
1630 * Third item: data area for storing a single command
1631 * and its scatter-gather table
1632 */
1633 pp->cmd_tbl = mem;
1634 pp->cmd_tbl_dma = mem_dma;
1635
1636 ap->private_data = pp;
1637
1638 /* engage engines, captain */
1639 return ahci_port_resume(ap);
1640 }
1641
1642 static void ahci_port_stop(struct ata_port *ap)
1643 {
1644 const char *emsg = NULL;
1645 int rc;
1646
1647 /* de-initialize port */
1648 rc = ahci_deinit_port(ap, &emsg);
1649 if (rc)
1650 ata_port_printk(ap, KERN_WARNING, "%s (%d)\n", emsg, rc);
1651 }
1652
1653 static int ahci_configure_dma_masks(struct pci_dev *pdev, int using_dac)
1654 {
1655 int rc;
1656
1657 if (using_dac &&
1658 !pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
1659 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
1660 if (rc) {
1661 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1662 if (rc) {
1663 dev_printk(KERN_ERR, &pdev->dev,
1664 "64-bit DMA enable failed\n");
1665 return rc;
1666 }
1667 }
1668 } else {
1669 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1670 if (rc) {
1671 dev_printk(KERN_ERR, &pdev->dev,
1672 "32-bit DMA enable failed\n");
1673 return rc;
1674 }
1675 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1676 if (rc) {
1677 dev_printk(KERN_ERR, &pdev->dev,
1678 "32-bit consistent DMA enable failed\n");
1679 return rc;
1680 }
1681 }
1682 return 0;
1683 }
1684
1685 static void ahci_print_info(struct ata_host *host)
1686 {
1687 struct ahci_host_priv *hpriv = host->private_data;
1688 struct pci_dev *pdev = to_pci_dev(host->dev);
1689 void __iomem *mmio = host->iomap[AHCI_PCI_BAR];
1690 u32 vers, cap, impl, speed;
1691 const char *speed_s;
1692 u16 cc;
1693 const char *scc_s;
1694
1695 vers = readl(mmio + HOST_VERSION);
1696 cap = hpriv->cap;
1697 impl = hpriv->port_map;
1698
1699 speed = (cap >> 20) & 0xf;
1700 if (speed == 1)
1701 speed_s = "1.5";
1702 else if (speed == 2)
1703 speed_s = "3";
1704 else
1705 speed_s = "?";
1706
1707 pci_read_config_word(pdev, 0x0a, &cc);
1708 if (cc == PCI_CLASS_STORAGE_IDE)
1709 scc_s = "IDE";
1710 else if (cc == PCI_CLASS_STORAGE_SATA)
1711 scc_s = "SATA";
1712 else if (cc == PCI_CLASS_STORAGE_RAID)
1713 scc_s = "RAID";
1714 else
1715 scc_s = "unknown";
1716
1717 dev_printk(KERN_INFO, &pdev->dev,
1718 "AHCI %02x%02x.%02x%02x "
1719 "%u slots %u ports %s Gbps 0x%x impl %s mode\n"
1720 ,
1721
1722 (vers >> 24) & 0xff,
1723 (vers >> 16) & 0xff,
1724 (vers >> 8) & 0xff,
1725 vers & 0xff,
1726
1727 ((cap >> 8) & 0x1f) + 1,
1728 (cap & 0x1f) + 1,
1729 speed_s,
1730 impl,
1731 scc_s);
1732
1733 dev_printk(KERN_INFO, &pdev->dev,
1734 "flags: "
1735 "%s%s%s%s%s%s"
1736 "%s%s%s%s%s%s%s\n"
1737 ,
1738
1739 cap & (1 << 31) ? "64bit " : "",
1740 cap & (1 << 30) ? "ncq " : "",
1741 cap & (1 << 28) ? "ilck " : "",
1742 cap & (1 << 27) ? "stag " : "",
1743 cap & (1 << 26) ? "pm " : "",
1744 cap & (1 << 25) ? "led " : "",
1745
1746 cap & (1 << 24) ? "clo " : "",
1747 cap & (1 << 19) ? "nz " : "",
1748 cap & (1 << 18) ? "only " : "",
1749 cap & (1 << 17) ? "pmp " : "",
1750 cap & (1 << 15) ? "pio " : "",
1751 cap & (1 << 14) ? "slum " : "",
1752 cap & (1 << 13) ? "part " : ""
1753 );
1754 }
1755
1756 static int ahci_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1757 {
1758 static int printed_version;
1759 struct ata_port_info pi = ahci_port_info[ent->driver_data];
1760 const struct ata_port_info *ppi[] = { &pi, NULL };
1761 struct device *dev = &pdev->dev;
1762 struct ahci_host_priv *hpriv;
1763 struct ata_host *host;
1764 int i, rc;
1765
1766 VPRINTK("ENTER\n");
1767
1768 WARN_ON(ATA_MAX_QUEUE > AHCI_MAX_CMDS);
1769
1770 if (!printed_version++)
1771 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
1772
1773 /* acquire resources */
1774 rc = pcim_enable_device(pdev);
1775 if (rc)
1776 return rc;
1777
1778 rc = pcim_iomap_regions(pdev, 1 << AHCI_PCI_BAR, DRV_NAME);
1779 if (rc == -EBUSY)
1780 pcim_pin_device(pdev);
1781 if (rc)
1782 return rc;
1783
1784 if ((pi.flags & AHCI_FLAG_NO_MSI) || pci_enable_msi(pdev))
1785 pci_intx(pdev, 1);
1786
1787 hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL);
1788 if (!hpriv)
1789 return -ENOMEM;
1790
1791 /* save initial config */
1792 ahci_save_initial_config(pdev, &pi, hpriv);
1793
1794 /* prepare host */
1795 if (!(pi.flags & AHCI_FLAG_NO_NCQ) && (hpriv->cap & HOST_CAP_NCQ))
1796 pi.flags |= ATA_FLAG_NCQ;
1797
1798 host = ata_host_alloc_pinfo(&pdev->dev, ppi, fls(hpriv->port_map));
1799 if (!host)
1800 return -ENOMEM;
1801 host->iomap = pcim_iomap_table(pdev);
1802 host->private_data = hpriv;
1803
1804 for (i = 0; i < host->n_ports; i++) {
1805 struct ata_port *ap = host->ports[i];
1806 void __iomem *port_mmio = ahci_port_base(ap);
1807
1808 /* standard SATA port setup */
1809 if (hpriv->port_map & (1 << i)) {
1810 ap->ioaddr.cmd_addr = port_mmio;
1811 ap->ioaddr.scr_addr = port_mmio + PORT_SCR;
1812 }
1813
1814 /* disabled/not-implemented port */
1815 else
1816 ap->ops = &ata_dummy_port_ops;
1817 }
1818
1819 /* initialize adapter */
1820 rc = ahci_configure_dma_masks(pdev, hpriv->cap & HOST_CAP_64);
1821 if (rc)
1822 return rc;
1823
1824 rc = ahci_reset_controller(host);
1825 if (rc)
1826 return rc;
1827
1828 ahci_init_controller(host);
1829 ahci_print_info(host);
1830
1831 pci_set_master(pdev);
1832 return ata_host_activate(host, pdev->irq, ahci_interrupt, IRQF_SHARED,
1833 &ahci_sht);
1834 }
1835
1836 static int __init ahci_init(void)
1837 {
1838 return pci_register_driver(&ahci_pci_driver);
1839 }
1840
1841 static void __exit ahci_exit(void)
1842 {
1843 pci_unregister_driver(&ahci_pci_driver);
1844 }
1845
1846
1847 MODULE_AUTHOR("Jeff Garzik");
1848 MODULE_DESCRIPTION("AHCI SATA low-level driver");
1849 MODULE_LICENSE("GPL");
1850 MODULE_DEVICE_TABLE(pci, ahci_pci_tbl);
1851 MODULE_VERSION(DRV_VERSION);
1852
1853 module_init(ahci_init);
1854 module_exit(ahci_exit);
Ubuntu Artful kernel mirror