2 * Copyright 2012-14 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #ifndef DC_INTERFACE_H_
27 #define DC_INTERFACE_H_
30 #include "grph_object_defs.h"
31 #include "logger_types.h"
32 #include "gpio_types.h"
33 #include "link_service_types.h"
34 #include "grph_object_ctrl_defs.h"
35 #include <inc/hw/opp.h>
37 #define MAX_SURFACES 3
39 #define MAX_SINKS_PER_LINK 4
41 /*******************************************************************************
42 * Display Core Interfaces
43 ******************************************************************************/
49 uint32_t max_slave_planes
;
50 uint32_t max_surfaces
;
51 uint32_t max_downscale_ratio
;
52 uint32_t i2c_speed_in_khz
;
54 unsigned int max_cursor_size
;
58 struct dc_dcc_surface_param
{
59 struct dc_size surface_size
;
60 enum surface_pixel_format format
;
61 enum swizzle_mode_values swizzle_mode
;
62 enum dc_scan_direction scan
;
65 struct dc_dcc_setting
{
66 unsigned int max_compressed_blk_size
;
67 unsigned int max_uncompressed_blk_size
;
68 bool independent_64b_blks
;
71 struct dc_surface_dcc_cap
{
74 struct dc_dcc_setting rgb
;
78 struct dc_dcc_setting luma
;
79 struct dc_dcc_setting chroma
;
84 bool const_color_support
;
87 struct dc_static_screen_events
{
93 /* Forward declaration*/
95 struct dc_plane_state
;
96 struct validate_context
;
99 bool (*get_dcc_compression_cap
)(const struct dc
*dc
,
100 const struct dc_dcc_surface_param
*input
,
101 struct dc_surface_dcc_cap
*output
);
104 struct dc_stream_state_funcs
{
105 bool (*adjust_vmin_vmax
)(struct dc
*dc
,
106 struct dc_stream_state
**stream
,
110 bool (*get_crtc_position
)(struct dc
*dc
,
111 struct dc_stream_state
**stream
,
114 unsigned int *nom_v_pos
);
116 bool (*set_gamut_remap
)(struct dc
*dc
,
117 const struct dc_stream_state
*stream
);
119 bool (*program_csc_matrix
)(struct dc
*dc
,
120 struct dc_stream_state
*stream
);
122 void (*set_static_screen_events
)(struct dc
*dc
,
123 struct dc_stream_state
**stream
,
125 const struct dc_static_screen_events
*events
);
127 void (*set_dither_option
)(struct dc_stream_state
*stream
,
128 enum dc_dither_option option
);
131 struct link_training_settings
;
133 struct dc_link_funcs
{
134 void (*set_drive_settings
)(struct dc
*dc
,
135 struct link_training_settings
*lt_settings
,
136 const struct dc_link
*link
);
137 void (*perform_link_training
)(struct dc
*dc
,
138 struct dc_link_settings
*link_setting
,
139 bool skip_video_pattern
);
140 void (*set_preferred_link_settings
)(struct dc
*dc
,
141 struct dc_link_settings
*link_setting
,
142 struct dc_link
*link
);
143 void (*enable_hpd
)(const struct dc_link
*link
);
144 void (*disable_hpd
)(const struct dc_link
*link
);
145 void (*set_test_pattern
)(
146 struct dc_link
*link
,
147 enum dp_test_pattern test_pattern
,
148 const struct link_training_settings
*p_link_settings
,
149 const unsigned char *p_custom_pattern
,
150 unsigned int cust_pattern_size
);
153 /* Structure to hold configuration flags set by dm at dc creation. */
156 bool disable_disp_pll_sharing
;
160 bool surface_visual_confirm
;
166 bool validation_trace
;
167 bool disable_stutter
;
169 bool disable_dfs_bypass
;
170 bool disable_dpp_power_gate
;
171 bool disable_hubp_power_gate
;
172 bool disable_pplib_wm_range
;
174 bool disable_pipe_split
;
175 int sr_exit_time_dpm0_ns
;
176 int sr_enter_plus_exit_time_dpm0_ns
;
178 int sr_enter_plus_exit_time_ns
;
179 int urgent_latency_ns
;
180 int percent_of_ideal_drambw
;
181 int dram_clock_change_latency_ns
;
183 bool disable_pplib_clock_request
;
184 bool disable_clock_gate
;
187 bool force_abm_enable
;
192 struct dc_cap_funcs cap_funcs
;
193 struct dc_stream_state_funcs stream_funcs
;
194 struct dc_link_funcs link_funcs
;
195 struct dc_config config
;
196 struct dc_debug debug
;
199 enum frame_buffer_mode
{
200 FRAME_BUFFER_MODE_LOCAL_ONLY
= 0,
201 FRAME_BUFFER_MODE_ZFB_ONLY
,
202 FRAME_BUFFER_MODE_MIXED_ZFB_AND_LOCAL
,
205 struct dchub_init_data
{
206 int64_t zfb_phys_addr_base
;
207 int64_t zfb_mc_base_addr
;
208 uint64_t zfb_size_in_byte
;
209 enum frame_buffer_mode fb_mode
;
210 bool dchub_initialzied
;
211 bool dchub_info_valid
;
214 struct dc_init_data
{
215 struct hw_asic_id asic_id
;
216 void *driver
; /* ctx */
217 struct cgs_device
*cgs_device
;
219 int num_virtual_links
;
221 * If 'vbios_override' not NULL, it will be called instead
222 * of the real VBIOS. Intended use is Diagnostics on FPGA.
224 struct dc_bios
*vbios_override
;
225 enum dce_environment dce_environment
;
227 struct dc_config flags
;
229 uint64_t fbc_gpu_addr
;
233 struct dc
*dc_create(const struct dc_init_data
*init_params
);
235 void dc_destroy(struct dc
**dc
);
237 bool dc_init_dchub(struct dc
*dc
, struct dchub_init_data
*dh_data
);
239 void dc_log_hw_state(struct dc
*dc
);
241 /*******************************************************************************
243 ******************************************************************************/
246 TRANSFER_FUNC_POINTS
= 1025
249 struct dc_hdr_static_metadata
{
250 /* display chromaticities and white point in units of 0.00001 */
251 unsigned int chromaticity_green_x
;
252 unsigned int chromaticity_green_y
;
253 unsigned int chromaticity_blue_x
;
254 unsigned int chromaticity_blue_y
;
255 unsigned int chromaticity_red_x
;
256 unsigned int chromaticity_red_y
;
257 unsigned int chromaticity_white_point_x
;
258 unsigned int chromaticity_white_point_y
;
260 uint32_t min_luminance
;
261 uint32_t max_luminance
;
262 uint32_t maximum_content_light_level
;
263 uint32_t maximum_frame_average_light_level
;
269 enum dc_transfer_func_type
{
271 TF_TYPE_DISTRIBUTED_POINTS
,
275 struct dc_transfer_func_distributed_points
{
276 struct fixed31_32 red
[TRANSFER_FUNC_POINTS
];
277 struct fixed31_32 green
[TRANSFER_FUNC_POINTS
];
278 struct fixed31_32 blue
[TRANSFER_FUNC_POINTS
];
280 uint16_t end_exponent
;
281 uint16_t x_point_at_y1_red
;
282 uint16_t x_point_at_y1_green
;
283 uint16_t x_point_at_y1_blue
;
286 enum dc_transfer_func_predefined
{
287 TRANSFER_FUNCTION_SRGB
,
288 TRANSFER_FUNCTION_BT709
,
289 TRANSFER_FUNCTION_PQ
,
290 TRANSFER_FUNCTION_LINEAR
,
293 struct dc_transfer_func
{
294 struct dc_transfer_func_distributed_points tf_pts
;
295 enum dc_transfer_func_type type
;
296 enum dc_transfer_func_predefined tf
;
297 struct dc_context
*ctx
;
302 * This structure is filled in by dc_surface_get_status and contains
303 * the last requested address and the currently active address so the called
304 * can determine if there are any outstanding flips
306 struct dc_surface_status
{
307 struct dc_plane_address requested_address
;
308 struct dc_plane_address current_address
;
309 bool is_flip_pending
;
313 struct dc_plane_state
{
314 struct dc_plane_address address
;
316 struct scaling_taps scaling_quality
;
317 struct rect src_rect
;
318 struct rect dst_rect
;
319 struct rect clip_rect
;
321 union plane_size plane_size
;
322 union dc_tiling_info tiling_info
;
324 struct dc_plane_dcc_param dcc
;
325 struct dc_hdr_static_metadata hdr_static_ctx
;
327 struct dc_gamma
*gamma_correction
;
328 struct dc_transfer_func
*in_transfer_func
;
330 enum dc_color_space color_space
;
331 enum surface_pixel_format format
;
332 enum dc_rotation_angle rotation
;
333 enum plane_stereo_format stereo_format
;
335 bool per_pixel_alpha
;
338 bool horizontal_mirror
;
340 /* private to DC core */
341 struct dc_surface_status status
;
342 struct dc_context
*ctx
;
344 /* private to dc_surface.c */
345 enum dc_irq_source irq_source
;
349 struct dc_plane_info
{
350 union plane_size plane_size
;
351 union dc_tiling_info tiling_info
;
352 struct dc_plane_dcc_param dcc
;
353 enum surface_pixel_format format
;
354 enum dc_rotation_angle rotation
;
355 enum plane_stereo_format stereo_format
;
356 enum dc_color_space color_space
; /*todo: wrong place, fits in scaling info*/
357 bool horizontal_mirror
;
359 bool per_pixel_alpha
;
362 struct dc_scaling_info
{
363 struct rect src_rect
;
364 struct rect dst_rect
;
365 struct rect clip_rect
;
366 struct scaling_taps scaling_quality
;
369 struct dc_surface_update
{
370 struct dc_plane_state
*surface
;
372 /* isr safe update parameters. null means no updates */
373 struct dc_flip_addrs
*flip_addr
;
374 struct dc_plane_info
*plane_info
;
375 struct dc_scaling_info
*scaling_info
;
376 /* following updates require alloc/sleep/spin that is not isr safe,
377 * null means no updates
379 /* gamma TO BE REMOVED */
380 struct dc_gamma
*gamma
;
381 struct dc_transfer_func
*in_transfer_func
;
382 struct dc_hdr_static_metadata
*hdr_static_metadata
;
386 * Create a new surface with default parameters;
388 struct dc_plane_state
*dc_create_surface(const struct dc
*dc
);
389 const struct dc_surface_status
*dc_surface_get_status(
390 const struct dc_plane_state
*dc_surface
);
392 void dc_surface_retain(struct dc_plane_state
*dc_surface
);
393 void dc_surface_release(struct dc_plane_state
*dc_surface
);
395 void dc_gamma_retain(struct dc_gamma
*dc_gamma
);
396 void dc_gamma_release(struct dc_gamma
**dc_gamma
);
397 struct dc_gamma
*dc_create_gamma(void);
399 void dc_transfer_func_retain(struct dc_transfer_func
*dc_tf
);
400 void dc_transfer_func_release(struct dc_transfer_func
*dc_tf
);
401 struct dc_transfer_func
*dc_create_transfer_func(void);
404 * This structure holds a surface address. There could be multiple addresses
405 * in cases such as Stereo 3D, Planar YUV, etc. Other per-flip attributes such
406 * as frame durations and DCC format can also be set.
408 struct dc_flip_addrs
{
409 struct dc_plane_address address
;
411 /* TODO: add flip duration for FreeSync */
415 * Set up surface attributes and associate to a stream
416 * The surfaces parameter is an absolute set of all surface active for the stream.
417 * If no surfaces are provided, the stream will be blanked; no memory read.
418 * Any flip related attribute changes must be done through this interface.
421 * Surfaces attributes are programmed and configured to be composed into stream.
422 * This does not trigger a flip. No surface address is programmed.
425 bool dc_commit_surfaces_to_stream(
427 struct dc_plane_state
**dc_surfaces
,
428 uint8_t surface_count
,
429 struct dc_stream_state
*stream
);
431 bool dc_post_update_surfaces_to_stream(
434 /* Surface update type is used by dc_update_surfaces_and_stream
435 * The update type is determined at the very beginning of the function based
436 * on parameters passed in and decides how much programming (or updating) is
437 * going to be done during the call.
439 * UPDATE_TYPE_FAST is used for really fast updates that do not require much
440 * logical calculations or hardware register programming. This update MUST be
441 * ISR safe on windows. Currently fast update will only be used to flip surface
444 * UPDATE_TYPE_MED is used for slower updates which require significant hw
445 * re-programming however do not affect bandwidth consumption or clock
446 * requirements. At present, this is the level at which front end updates
447 * that do not require us to run bw_calcs happen. These are in/out transfer func
448 * updates, viewport offset changes, recout size changes and pixel depth changes.
449 * This update can be done at ISR, but we want to minimize how often this happens.
451 * UPDATE_TYPE_FULL is slow. Really slow. This requires us to recalculate our
452 * bandwidth and clocks, possibly rearrange some pipes and reprogram anything front
453 * end related. Any time viewport dimensions, recout dimensions, scaling ratios or
454 * gamma need to be adjusted or pipe needs to be turned on (or disconnected) we do
455 * a full update. This cannot be done at ISR level and should be a rare event.
456 * Unless someone is stress testing mpo enter/exit, playing with colour or adjusting
457 * underscan we don't expect to see this call at all.
460 enum surface_update_type
{
461 UPDATE_TYPE_FAST
, /* super fast, safe to execute in isr */
462 UPDATE_TYPE_MED
, /* ISR safe, most of programming needed, no bw/clk change*/
463 UPDATE_TYPE_FULL
, /* may need to shuffle resources */
466 /*******************************************************************************
468 ******************************************************************************/
470 struct dc_stream_status
{
471 int primary_otg_inst
;
473 struct dc_plane_state
*surfaces
[MAX_SURFACE_NUM
];
476 * link this stream passes through
478 struct dc_link
*link
;
481 struct dc_stream_state
{
482 struct dc_sink
*sink
;
483 struct dc_crtc_timing timing
;
485 struct rect src
; /* composition area */
486 struct rect dst
; /* stream addressable area */
488 struct audio_info audio_info
;
490 struct freesync_context freesync_ctx
;
492 struct dc_transfer_func
*out_transfer_func
;
493 struct colorspace_transform gamut_remap_matrix
;
494 struct csc_transform csc_color_matrix
;
496 enum signal_type output_signal
;
498 enum dc_color_space output_color_space
;
499 enum dc_dither_option dither_option
;
501 enum view_3d_format view_format
;
503 bool ignore_msa_timing_param
;
504 /* TODO: custom INFO packets */
505 /* TODO: ABM info (DMCU) */
509 /* from core_stream struct */
510 struct dc_context
*ctx
;
512 /* used by DCP and FMT */
513 struct bit_depth_reduction_params bit_depth_params
;
514 struct clamping_and_pixel_encoding_params clamping
;
517 enum signal_type signal
;
519 struct dc_stream_status status
;
521 /* from stream struct */
525 struct dc_stream_update
{
528 struct dc_transfer_func
*out_transfer_func
;
531 bool dc_is_stream_unchanged(
532 struct dc_stream_state
*old_stream
, struct dc_stream_state
*stream
);
535 * Setup stream attributes if no stream updates are provided
536 * there will be no impact on the stream parameters
538 * Set up surface attributes and associate to a stream
539 * The surfaces parameter is an absolute set of all surface active for the stream.
540 * If no surfaces are provided, the stream will be blanked; no memory read.
541 * Any flip related attribute changes must be done through this interface.
544 * Surfaces attributes are programmed and configured to be composed into stream.
545 * This does not trigger a flip. No surface address is programmed.
549 void dc_update_surfaces_and_stream(struct dc
*dc
,
550 struct dc_surface_update
*surface_updates
, int surface_count
,
551 struct dc_stream_state
*dc_stream
,
552 struct dc_stream_update
*stream_update
);
555 * Log the current stream state.
558 const struct dc_stream_state
*stream
,
559 struct dal_logger
*dc_logger
,
560 enum dc_log_type log_type
);
562 uint8_t dc_get_current_stream_count(const struct dc
*dc
);
563 struct dc_stream_state
*dc_get_stream_at_index(const struct dc
*dc
, uint8_t i
);
566 * Return the current frame counter.
568 uint32_t dc_stream_get_vblank_counter(const struct dc_stream_state
*stream
);
570 /* TODO: Return parsed values rather than direct register read
571 * This has a dependency on the caller (amdgpu_get_crtc_scanoutpos)
572 * being refactored properly to be dce-specific
574 bool dc_stream_get_scanoutpos(const struct dc_stream_state
*stream
,
575 uint32_t *v_blank_start
,
576 uint32_t *v_blank_end
,
577 uint32_t *h_position
,
578 uint32_t *v_position
);
581 * Structure to store surface/stream associations for validation
583 struct dc_validation_set
{
584 struct dc_stream_state
*stream
;
585 struct dc_plane_state
*surfaces
[MAX_SURFACES
];
586 uint8_t surface_count
;
589 bool dc_validate_stream(const struct dc
*dc
, struct dc_stream_state
*stream
);
591 bool dc_validate_plane(const struct dc
*dc
, const struct dc_plane_state
*plane_state
);
593 * This function takes a set of resources and checks that they are cofunctional.
596 * No hardware is programmed for call. Only validation is done.
598 struct validate_context
*dc_get_validate_context(
600 const struct dc_validation_set set
[],
603 bool dc_validate_resources(
605 const struct dc_validation_set set
[],
609 * This function takes a stream and checks if it is guaranteed to be supported.
610 * Guaranteed means that MAX_COFUNC similar streams are supported.
613 * No hardware is programmed for call. Only validation is done.
616 bool dc_validate_guaranteed(
618 struct dc_stream_state
*stream
);
620 void dc_resource_validate_ctx_copy_construct(
621 const struct validate_context
*src_ctx
,
622 struct validate_context
*dst_ctx
);
624 void dc_resource_validate_ctx_destruct(struct validate_context
*context
);
627 * TODO update to make it about validation sets
628 * Set up streams and links associated to drive sinks
629 * The streams parameter is an absolute set of all active streams.
632 * Phy, Encoder, Timing Generator are programmed and enabled.
633 * New streams are enabled with blank stream; no memory read.
635 bool dc_commit_context(struct dc
*dc
, struct validate_context
*context
);
638 * Set up streams and links associated to drive sinks
639 * The streams parameter is an absolute set of all active streams.
642 * Phy, Encoder, Timing Generator are programmed and enabled.
643 * New streams are enabled with blank stream; no memory read.
645 bool dc_commit_streams(
647 struct dc_stream_state
*streams
[],
648 uint8_t stream_count
);
650 * Enable stereo when commit_streams is not required,
651 * for example, frame alternate.
653 bool dc_enable_stereo(
655 struct validate_context
*context
,
656 struct dc_stream_state
*streams
[],
657 uint8_t stream_count
);
660 * Create a new default stream for the requested sink
662 struct dc_stream_state
*dc_create_stream_for_sink(struct dc_sink
*dc_sink
);
664 void dc_stream_retain(struct dc_stream_state
*dc_stream
);
665 void dc_stream_release(struct dc_stream_state
*dc_stream
);
667 struct dc_stream_status
*dc_stream_get_status(
668 struct dc_stream_state
*dc_stream
);
670 enum surface_update_type
dc_check_update_surfaces_for_stream(
672 struct dc_surface_update
*updates
,
674 struct dc_stream_update
*stream_update
,
675 const struct dc_stream_status
*stream_status
);
678 void dc_retain_validate_context(struct validate_context
*context
);
679 void dc_release_validate_context(struct validate_context
*context
);
681 /*******************************************************************************
683 ******************************************************************************/
686 union dpcd_rev dpcd_rev
;
687 union max_lane_count max_ln_count
;
688 union max_down_spread max_down_spread
;
690 /* dongle type (DP converter, CV smart dongle) */
691 enum display_dongle_type dongle_type
;
692 /* Dongle's downstream count. */
693 union sink_count sink_count
;
694 /* If dongle_type == DISPLAY_DONGLE_DP_HDMI_CONVERTER,
695 indicates 'Frame Sequential-to-lllFrame Pack' conversion capability.*/
696 struct dc_dongle_caps dongle_caps
;
698 uint32_t sink_dev_id
;
699 uint32_t branch_dev_id
;
700 int8_t branch_dev_name
[6];
701 int8_t branch_hw_revision
;
703 bool allow_invalid_MSA_timing_param
;
707 struct dc_link_status
{
708 struct dpcd_caps
*dpcd_caps
;
711 /* DP MST stream allocation (payload bandwidth number) */
712 struct link_mst_stream_allocation
{
714 const struct stream_encoder
*stream_enc
;
715 /* associate DRM payload table with DC stream encoder */
717 /* number of slots required for the DP stream in transport packet */
721 /* DP MST stream allocation table */
722 struct link_mst_stream_allocation_table
{
723 /* number of DP video streams */
725 /* array of stream allocations */
726 struct link_mst_stream_allocation stream_allocations
[MAX_CONTROLLER_NUM
];
730 * A link contains one or more sinks and their connected status.
731 * The currently active signal type (HDMI, DP-SST, DP-MST) is also reported.
734 struct dc_sink
*remote_sinks
[MAX_SINKS_PER_LINK
];
735 unsigned int sink_count
;
736 struct dc_sink
*local_sink
;
737 unsigned int link_index
;
738 enum dc_connection_type type
;
739 enum signal_type connector_signal
;
740 enum dc_irq_source irq_source_hpd
;
741 enum dc_irq_source irq_source_hpd_rx
;/* aka DP Short Pulse */
742 /* caps is the same as reported_link_cap. link_traing use
743 * reported_link_cap. Will clean up. TODO
745 struct dc_link_settings reported_link_cap
;
746 struct dc_link_settings verified_link_cap
;
747 struct dc_link_settings cur_link_settings
;
748 struct dc_lane_settings cur_lane_setting
;
749 struct dc_link_settings preferred_link_setting
;
755 uint8_t link_enc_hw_inst
;
757 bool test_pattern_enabled
;
758 union compliance_test_state compliance_test_state
;
762 struct ddc_service
*ddc
;
766 /* Private to DC core */
768 const struct core_dc
*dc
;
770 struct dc_context
*ctx
;
772 struct link_encoder
*link_enc
;
773 struct graphics_object_id link_id
;
774 union ddi_channel_mapping ddi_channel_mapping
;
775 struct connector_device_tag_info device_tag
;
776 struct dpcd_caps dpcd_caps
;
777 unsigned int dpcd_sink_count
;
779 enum edp_revision edp_revision
;
782 /* MST record stream using this link */
784 bool dp_keep_receiver_powered
;
786 struct link_mst_stream_allocation_table mst_stream_alloc_table
;
788 struct dc_link_status link_status
;
792 const struct dc_link_status
*dc_link_get_status(const struct dc_link
*dc_link
);
795 * Return an enumerated dc_link. dc_link order is constant and determined at
796 * boot time. They cannot be created or destroyed.
797 * Use dc_get_caps() to get number of links.
799 struct dc_link
*dc_get_link_at_index(const struct dc
*dc
, uint32_t link_index
);
801 /* Return id of physical connector represented by a dc_link at link_index.*/
802 const struct graphics_object_id
dc_get_link_id_at_index(
803 struct dc
*dc
, uint32_t link_index
);
805 /* Set backlight level of an embedded panel (eDP, LVDS). */
806 bool dc_link_set_backlight_level(const struct dc_link
*dc_link
, uint32_t level
,
807 uint32_t frame_ramp
, const struct dc_stream_state
*stream
);
809 bool dc_link_set_abm_disable(const struct dc_link
*dc_link
);
811 bool dc_link_set_psr_enable(const struct dc_link
*dc_link
, bool enable
);
813 bool dc_link_get_psr_state(const struct dc_link
*dc_link
, uint32_t *psr_state
);
815 bool dc_link_setup_psr(struct dc_link
*dc_link
,
816 const struct dc_stream_state
*stream
, struct psr_config
*psr_config
,
817 struct psr_context
*psr_context
);
819 /* Request DC to detect if there is a Panel connected.
820 * boot - If this call is during initial boot.
821 * Return false for any type of detection failure or MST detection
822 * true otherwise. True meaning further action is required (status update
823 * and OS notification).
825 bool dc_link_detect(struct dc_link
*dc_link
, bool boot
);
827 /* Notify DC about DP RX Interrupt (aka Short Pulse Interrupt).
829 * true - Downstream port status changed. DM should call DC to do the
831 * false - no change in Downstream port status. No further action required
833 bool dc_link_handle_hpd_rx_irq(struct dc_link
*dc_link
,
834 union hpd_irq_data
*hpd_irq_dpcd_data
);
836 struct dc_sink_init_data
;
838 struct dc_sink
*dc_link_add_remote_sink(
839 struct dc_link
*dc_link
,
842 struct dc_sink_init_data
*init_data
);
844 void dc_link_remove_remote_sink(
845 struct dc_link
*link
,
846 struct dc_sink
*sink
);
848 /* Used by diagnostics for virtual link at the moment */
849 void dc_link_set_sink(struct dc_link
*link
, struct dc_sink
*sink
);
851 void dc_link_dp_set_drive_settings(
852 struct dc_link
*link
,
853 struct link_training_settings
*lt_settings
);
855 enum link_training_result
dc_link_dp_perform_link_training(
856 struct dc_link
*link
,
857 const struct dc_link_settings
*link_setting
,
858 bool skip_video_pattern
);
860 void dc_link_dp_enable_hpd(const struct dc_link
*link
);
862 void dc_link_dp_disable_hpd(const struct dc_link
*link
);
864 bool dc_link_dp_set_test_pattern(
865 struct dc_link
*link
,
866 enum dp_test_pattern test_pattern
,
867 const struct link_training_settings
*p_link_settings
,
868 const unsigned char *p_custom_pattern
,
869 unsigned int cust_pattern_size
);
871 /*******************************************************************************
872 * Sink Interfaces - A sink corresponds to a display output device
873 ******************************************************************************/
875 struct dc_container_id
{
876 // 128bit GUID in binary form
877 unsigned char guid
[16];
878 // 8 byte port ID -> ELD.PortID
879 unsigned int portId
[2];
880 // 128bit GUID in binary formufacturer name -> ELD.ManufacturerName
881 unsigned short manufacturerName
;
882 // 2 byte product code -> ELD.ProductCode
883 unsigned short productCode
;
889 * The sink structure contains EDID and other display device properties
892 enum signal_type sink_signal
;
893 struct dc_edid dc_edid
; /* raw edid */
894 struct dc_edid_caps edid_caps
; /* parse display caps */
895 struct dc_container_id
*dc_container_id
;
896 uint32_t dongle_max_pix_clk
;
898 struct stereo_3d_features features_3d
[TIMING_3D_FORMAT_MAX
];
899 bool converter_disable_audio
;
901 /* private to DC core */
902 struct dc_link
*link
;
903 struct dc_context
*ctx
;
905 /* private to dc_sink.c */
909 void dc_sink_retain(struct dc_sink
*sink
);
910 void dc_sink_release(struct dc_sink
*sink
);
912 const struct audio
**dc_get_audios(struct dc
*dc
);
914 struct dc_sink_init_data
{
915 enum signal_type sink_signal
;
916 struct dc_link
*link
;
917 uint32_t dongle_max_pix_clk
;
918 bool converter_disable_audio
;
921 struct dc_sink
*dc_sink_create(const struct dc_sink_init_data
*init_params
);
922 bool dc_sink_get_container_id(struct dc_sink
*dc_sink
, struct dc_container_id
*container_id
);
923 bool dc_sink_set_container_id(struct dc_sink
*dc_sink
, const struct dc_container_id
*container_id
);
925 /*******************************************************************************
926 * Cursor interfaces - To manages the cursor within a stream
927 ******************************************************************************/
928 /* TODO: Deprecated once we switch to dc_set_cursor_position */
929 bool dc_stream_set_cursor_attributes(
930 const struct dc_stream_state
*stream
,
931 const struct dc_cursor_attributes
*attributes
);
933 bool dc_stream_set_cursor_position(
934 struct dc_stream_state
*stream
,
935 const struct dc_cursor_position
*position
);
937 /* Newer interfaces */
939 struct dc_plane_address address
;
940 struct dc_cursor_attributes attributes
;
943 /*******************************************************************************
944 * Interrupt interfaces
945 ******************************************************************************/
946 enum dc_irq_source
dc_interrupt_to_irq_source(
950 void dc_interrupt_set(const struct dc
*dc
, enum dc_irq_source src
, bool enable
);
951 void dc_interrupt_ack(struct dc
*dc
, enum dc_irq_source src
);
952 enum dc_irq_source
dc_get_hpd_irq_source_at_index(
953 struct dc
*dc
, uint32_t link_index
);
955 /*******************************************************************************
957 ******************************************************************************/
959 void dc_set_power_state(
961 enum dc_acpi_cm_power_state power_state
);
962 void dc_resume(const struct dc
*dc
);
965 * DPCD access interfaces
968 bool dc_read_aux_dpcd(
975 bool dc_write_aux_dpcd(
982 bool dc_read_aux_i2c(
985 enum i2c_mot_mode mot
,
990 bool dc_write_aux_i2c(
993 enum i2c_mot_mode mot
,
998 bool dc_query_ddc_data(
1000 uint32_t link_index
,
1003 uint32_t write_size
,
1005 uint32_t read_size
);
1009 uint32_t link_index
,
1010 struct i2c_command
*cmd
);
1013 #endif /* DC_INTERFACE_H_ */