2 * Copyright © 2011-2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 * Ben Widawsky <ben@bwidawsk.net>
29 * This file implements HW context support. On gen5+ a HW context consists of an
30 * opaque GPU object which is referenced at times of context saves and restores.
31 * With RC6 enabled, the context is also referenced as the GPU enters and exists
32 * from RC6 (GPU has it's own internal power context, except on gen5). Though
33 * something like a context does exist for the media ring, the code only
34 * supports contexts for the render ring.
36 * In software, there is a distinction between contexts created by the user,
37 * and the default HW context. The default HW context is used by GPU clients
38 * that do not request setup of their own hardware context. The default
39 * context's state is never restored to help prevent programming errors. This
40 * would happen if a client ran and piggy-backed off another clients GPU state.
41 * The default context only exists to give the GPU some offset to load as the
42 * current to invoke a save of the context we actually care about. In fact, the
43 * code could likely be constructed, albeit in a more complicated fashion, to
44 * never use the default context, though that limits the driver's ability to
45 * swap out, and/or destroy other contexts.
47 * All other contexts are created as a request by the GPU client. These contexts
48 * store GPU state, and thus allow GPU clients to not re-emit state (and
49 * potentially query certain state) at any time. The kernel driver makes
50 * certain that the appropriate commands are inserted.
52 * The context life cycle is semi-complicated in that context BOs may live
53 * longer than the context itself because of the way the hardware, and object
54 * tracking works. Below is a very crude representation of the state machine
55 * describing the context life.
56 * refcount pincount active
57 * S0: initial state 0 0 0
58 * S1: context created 1 0 0
59 * S2: context is currently running 2 1 X
60 * S3: GPU referenced, but not current 2 0 1
61 * S4: context is current, but destroyed 1 1 0
62 * S5: like S3, but destroyed 1 0 1
64 * The most common (but not all) transitions:
65 * S0->S1: client creates a context
66 * S1->S2: client submits execbuf with context
67 * S2->S3: other clients submits execbuf with context
68 * S3->S1: context object was retired
69 * S3->S2: clients submits another execbuf
70 * S2->S4: context destroy called with current context
71 * S3->S5->S0: destroy path
72 * S4->S5->S0: destroy path on current context
74 * There are two confusing terms used above:
75 * The "current context" means the context which is currently running on the
76 * GPU. The GPU has loaded its state already and has stored away the gtt
77 * offset of the BO. The GPU is not actively referencing the data at this
78 * offset, but it will on the next context switch. The only way to avoid this
79 * is to do a GPU reset.
81 * An "active context' is one which was previously the "current context" and is
82 * on the active list waiting for the next context switch to occur. Until this
83 * happens, the object must remain at the same gtt offset. It is therefore
84 * possible to destroy a context, but it is still active.
89 #include <drm/i915_drm.h>
91 #include "i915_trace.h"
93 #define ALL_L3_SLICES(dev) (1 << NUM_L3_SLICES(dev)) - 1
95 /* This is a HW constraint. The value below is the largest known requirement
96 * I've seen in a spec to date, and that was a workaround for a non-shipping
97 * part. It should be safe to decrease this, but it's more future proof as is.
99 #define GEN6_CONTEXT_ALIGN (64<<10)
100 #define GEN7_CONTEXT_ALIGN 4096
102 static size_t get_context_alignment(struct drm_i915_private
*dev_priv
)
104 if (IS_GEN6(dev_priv
))
105 return GEN6_CONTEXT_ALIGN
;
107 return GEN7_CONTEXT_ALIGN
;
110 static int get_context_size(struct drm_i915_private
*dev_priv
)
115 switch (INTEL_GEN(dev_priv
)) {
117 reg
= I915_READ(CXT_SIZE
);
118 ret
= GEN6_CXT_TOTAL_SIZE(reg
) * 64;
121 reg
= I915_READ(GEN7_CXT_SIZE
);
122 if (IS_HASWELL(dev_priv
))
123 ret
= HSW_CXT_TOTAL_SIZE
;
125 ret
= GEN7_CXT_TOTAL_SIZE(reg
) * 64;
128 ret
= GEN8_CXT_TOTAL_SIZE
;
137 void i915_gem_context_free(struct kref
*ctx_ref
)
139 struct i915_gem_context
*ctx
= container_of(ctx_ref
, typeof(*ctx
), ref
);
142 lockdep_assert_held(&ctx
->i915
->drm
.struct_mutex
);
143 trace_i915_context_free(ctx
);
144 GEM_BUG_ON(!ctx
->closed
);
146 i915_ppgtt_put(ctx
->ppgtt
);
148 for (i
= 0; i
< I915_NUM_ENGINES
; i
++) {
149 struct intel_context
*ce
= &ctx
->engine
[i
];
154 WARN_ON(ce
->pin_count
);
156 intel_ring_free(ce
->ring
);
158 __i915_gem_object_release_unless_active(ce
->state
->obj
);
163 list_del(&ctx
->link
);
165 ida_simple_remove(&ctx
->i915
->context_hw_ida
, ctx
->hw_id
);
169 static struct drm_i915_gem_object
*
170 alloc_context_obj(struct drm_device
*dev
, u64 size
)
172 struct drm_i915_private
*dev_priv
= to_i915(dev
);
173 struct drm_i915_gem_object
*obj
;
176 lockdep_assert_held(&dev
->struct_mutex
);
178 obj
= i915_gem_object_create(dev_priv
, size
);
183 * Try to make the context utilize L3 as well as LLC.
185 * On VLV we don't have L3 controls in the PTEs so we
186 * shouldn't touch the cache level, especially as that
187 * would make the object snooped which might have a
188 * negative performance impact.
190 * Snooping is required on non-llc platforms in execlist
191 * mode, but since all GGTT accesses use PAT entry 0 we
192 * get snooping anyway regardless of cache_level.
194 * This is only applicable for Ivy Bridge devices since
195 * later platforms don't have L3 control bits in the PTE.
197 if (IS_IVYBRIDGE(dev_priv
)) {
198 ret
= i915_gem_object_set_cache_level(obj
, I915_CACHE_L3_LLC
);
199 /* Failure shouldn't ever happen this early */
201 i915_gem_object_put(obj
);
209 static void i915_ppgtt_close(struct i915_address_space
*vm
)
211 struct list_head
*phases
[] = {
218 GEM_BUG_ON(vm
->closed
);
221 for (phase
= phases
; *phase
; phase
++) {
222 struct i915_vma
*vma
, *vn
;
224 list_for_each_entry_safe(vma
, vn
, *phase
, vm_link
)
225 if (!i915_vma_is_closed(vma
))
230 static void context_close(struct i915_gem_context
*ctx
)
232 GEM_BUG_ON(ctx
->closed
);
235 i915_ppgtt_close(&ctx
->ppgtt
->base
);
236 ctx
->file_priv
= ERR_PTR(-EBADF
);
237 i915_gem_context_put(ctx
);
240 static int assign_hw_id(struct drm_i915_private
*dev_priv
, unsigned *out
)
244 ret
= ida_simple_get(&dev_priv
->context_hw_ida
,
245 0, MAX_CONTEXT_HW_ID
, GFP_KERNEL
);
247 /* Contexts are only released when no longer active.
248 * Flush any pending retires to hopefully release some
249 * stale contexts and try again.
251 i915_gem_retire_requests(dev_priv
);
252 ret
= ida_simple_get(&dev_priv
->context_hw_ida
,
253 0, MAX_CONTEXT_HW_ID
, GFP_KERNEL
);
262 static struct i915_gem_context
*
263 __create_hw_context(struct drm_device
*dev
,
264 struct drm_i915_file_private
*file_priv
)
266 struct drm_i915_private
*dev_priv
= to_i915(dev
);
267 struct i915_gem_context
*ctx
;
270 ctx
= kzalloc(sizeof(*ctx
), GFP_KERNEL
);
272 return ERR_PTR(-ENOMEM
);
274 ret
= assign_hw_id(dev_priv
, &ctx
->hw_id
);
280 kref_init(&ctx
->ref
);
281 list_add_tail(&ctx
->link
, &dev_priv
->context_list
);
282 ctx
->i915
= dev_priv
;
284 ctx
->ggtt_alignment
= get_context_alignment(dev_priv
);
286 if (dev_priv
->hw_context_size
) {
287 struct drm_i915_gem_object
*obj
;
288 struct i915_vma
*vma
;
290 obj
= alloc_context_obj(dev
, dev_priv
->hw_context_size
);
296 vma
= i915_vma_create(obj
, &dev_priv
->ggtt
.base
, NULL
);
298 i915_gem_object_put(obj
);
303 ctx
->engine
[RCS
].state
= vma
;
306 /* Default context will never have a file_priv */
307 ret
= DEFAULT_CONTEXT_HANDLE
;
309 ret
= idr_alloc(&file_priv
->context_idr
, ctx
,
310 DEFAULT_CONTEXT_HANDLE
, 0, GFP_KERNEL
);
314 ctx
->user_handle
= ret
;
316 ctx
->file_priv
= file_priv
;
318 ctx
->pid
= get_task_pid(current
, PIDTYPE_PID
);
319 ctx
->name
= kasprintf(GFP_KERNEL
, "%s[%d]/%x",
329 /* NB: Mark all slices as needing a remap so that when the context first
330 * loads it will restore whatever remap state already exists. If there
331 * is no remap info, it will be a NOP. */
332 ctx
->remap_slice
= ALL_L3_SLICES(dev_priv
);
334 ctx
->bannable
= true;
335 ctx
->ring_size
= 4 * PAGE_SIZE
;
336 ctx
->desc_template
= GEN8_CTX_ADDRESSING_MODE(dev_priv
) <<
337 GEN8_CTX_ADDRESSING_MODE_SHIFT
;
338 ATOMIC_INIT_NOTIFIER_HEAD(&ctx
->status_notifier
);
344 idr_remove(&file_priv
->context_idr
, ctx
->user_handle
);
351 * The default context needs to exist per ring that uses contexts. It stores the
352 * context state of the GPU for applications that don't utilize HW contexts, as
353 * well as an idle case.
355 static struct i915_gem_context
*
356 i915_gem_create_context(struct drm_device
*dev
,
357 struct drm_i915_file_private
*file_priv
)
359 struct i915_gem_context
*ctx
;
361 lockdep_assert_held(&dev
->struct_mutex
);
363 ctx
= __create_hw_context(dev
, file_priv
);
367 if (USES_FULL_PPGTT(dev
)) {
368 struct i915_hw_ppgtt
*ppgtt
;
370 ppgtt
= i915_ppgtt_create(to_i915(dev
), file_priv
, ctx
->name
);
372 DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n",
374 idr_remove(&file_priv
->context_idr
, ctx
->user_handle
);
376 return ERR_CAST(ppgtt
);
382 trace_i915_context_create(ctx
);
388 * i915_gem_context_create_gvt - create a GVT GEM context
391 * This function is used to create a GVT specific GEM context.
394 * pointer to i915_gem_context on success, error pointer if failed
397 struct i915_gem_context
*
398 i915_gem_context_create_gvt(struct drm_device
*dev
)
400 struct i915_gem_context
*ctx
;
403 if (!IS_ENABLED(CONFIG_DRM_I915_GVT
))
404 return ERR_PTR(-ENODEV
);
406 ret
= i915_mutex_lock_interruptible(dev
);
410 ctx
= i915_gem_create_context(dev
, NULL
);
414 ctx
->execlists_force_single_submission
= true;
415 ctx
->ring_size
= 512 * PAGE_SIZE
; /* Max ring buffer size */
417 mutex_unlock(&dev
->struct_mutex
);
421 static void i915_gem_context_unpin(struct i915_gem_context
*ctx
,
422 struct intel_engine_cs
*engine
)
424 if (i915
.enable_execlists
) {
425 intel_lr_context_unpin(ctx
, engine
);
427 struct intel_context
*ce
= &ctx
->engine
[engine
->id
];
430 i915_vma_unpin(ce
->state
);
432 i915_gem_context_put(ctx
);
436 int i915_gem_context_init(struct drm_device
*dev
)
438 struct drm_i915_private
*dev_priv
= to_i915(dev
);
439 struct i915_gem_context
*ctx
;
441 /* Init should only be called once per module load. Eventually the
442 * restriction on the context_disabled check can be loosened. */
443 if (WARN_ON(dev_priv
->kernel_context
))
446 if (intel_vgpu_active(dev_priv
) &&
447 HAS_LOGICAL_RING_CONTEXTS(dev_priv
)) {
448 if (!i915
.enable_execlists
) {
449 DRM_INFO("Only EXECLIST mode is supported in vgpu.\n");
454 /* Using the simple ida interface, the max is limited by sizeof(int) */
455 BUILD_BUG_ON(MAX_CONTEXT_HW_ID
> INT_MAX
);
456 ida_init(&dev_priv
->context_hw_ida
);
458 if (i915
.enable_execlists
) {
459 /* NB: intentionally left blank. We will allocate our own
460 * backing objects as we need them, thank you very much */
461 dev_priv
->hw_context_size
= 0;
462 } else if (HAS_HW_CONTEXTS(dev_priv
)) {
463 dev_priv
->hw_context_size
=
464 round_up(get_context_size(dev_priv
), 4096);
465 if (dev_priv
->hw_context_size
> (1<<20)) {
466 DRM_DEBUG_DRIVER("Disabling HW Contexts; invalid size %d\n",
467 dev_priv
->hw_context_size
);
468 dev_priv
->hw_context_size
= 0;
472 ctx
= i915_gem_create_context(dev
, NULL
);
474 DRM_ERROR("Failed to create default global context (error %ld)\n",
479 ctx
->priority
= I915_PRIORITY_MIN
; /* lowest priority; idle task */
480 dev_priv
->kernel_context
= ctx
;
482 DRM_DEBUG_DRIVER("%s context support initialized\n",
483 i915
.enable_execlists
? "LR" :
484 dev_priv
->hw_context_size
? "HW" : "fake");
488 void i915_gem_context_lost(struct drm_i915_private
*dev_priv
)
490 struct intel_engine_cs
*engine
;
491 enum intel_engine_id id
;
493 lockdep_assert_held(&dev_priv
->drm
.struct_mutex
);
495 for_each_engine(engine
, dev_priv
, id
) {
496 if (engine
->last_context
) {
497 i915_gem_context_unpin(engine
->last_context
, engine
);
498 engine
->last_context
= NULL
;
502 /* Force the GPU state to be restored on enabling */
503 if (!i915
.enable_execlists
) {
504 struct i915_gem_context
*ctx
;
506 list_for_each_entry(ctx
, &dev_priv
->context_list
, link
) {
507 if (!i915_gem_context_is_default(ctx
))
510 for_each_engine(engine
, dev_priv
, id
)
511 ctx
->engine
[engine
->id
].initialised
= false;
513 ctx
->remap_slice
= ALL_L3_SLICES(dev_priv
);
516 for_each_engine(engine
, dev_priv
, id
) {
517 struct intel_context
*kce
=
518 &dev_priv
->kernel_context
->engine
[engine
->id
];
520 kce
->initialised
= true;
525 void i915_gem_context_fini(struct drm_device
*dev
)
527 struct drm_i915_private
*dev_priv
= to_i915(dev
);
528 struct i915_gem_context
*dctx
= dev_priv
->kernel_context
;
530 lockdep_assert_held(&dev
->struct_mutex
);
533 dev_priv
->kernel_context
= NULL
;
535 ida_destroy(&dev_priv
->context_hw_ida
);
538 static int context_idr_cleanup(int id
, void *p
, void *data
)
540 struct i915_gem_context
*ctx
= p
;
546 int i915_gem_context_open(struct drm_device
*dev
, struct drm_file
*file
)
548 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
549 struct i915_gem_context
*ctx
;
551 idr_init(&file_priv
->context_idr
);
553 mutex_lock(&dev
->struct_mutex
);
554 ctx
= i915_gem_create_context(dev
, file_priv
);
555 mutex_unlock(&dev
->struct_mutex
);
558 idr_destroy(&file_priv
->context_idr
);
565 void i915_gem_context_close(struct drm_device
*dev
, struct drm_file
*file
)
567 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
569 lockdep_assert_held(&dev
->struct_mutex
);
571 idr_for_each(&file_priv
->context_idr
, context_idr_cleanup
, NULL
);
572 idr_destroy(&file_priv
->context_idr
);
576 mi_set_context(struct drm_i915_gem_request
*req
, u32 hw_flags
)
578 struct drm_i915_private
*dev_priv
= req
->i915
;
579 struct intel_ring
*ring
= req
->ring
;
580 struct intel_engine_cs
*engine
= req
->engine
;
581 enum intel_engine_id id
;
582 u32 flags
= hw_flags
| MI_MM_SPACE_GTT
;
583 const int num_rings
=
584 /* Use an extended w/a on ivb+ if signalling from other rings */
586 INTEL_INFO(dev_priv
)->num_rings
- 1 :
590 /* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB
591 * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value
592 * explicitly, so we rely on the value at ring init, stored in
593 * itlb_before_ctx_switch.
595 if (IS_GEN6(dev_priv
)) {
596 ret
= engine
->emit_flush(req
, EMIT_INVALIDATE
);
601 /* These flags are for resource streamer on HSW+ */
602 if (IS_HASWELL(dev_priv
) || INTEL_GEN(dev_priv
) >= 8)
603 flags
|= (HSW_MI_RS_SAVE_STATE_EN
| HSW_MI_RS_RESTORE_STATE_EN
);
604 else if (INTEL_GEN(dev_priv
) < 8)
605 flags
|= (MI_SAVE_EXT_STATE_EN
| MI_RESTORE_EXT_STATE_EN
);
609 if (INTEL_GEN(dev_priv
) >= 7)
610 len
+= 2 + (num_rings
? 4*num_rings
+ 6 : 0);
612 ret
= intel_ring_begin(req
, len
);
616 /* WaProgramMiArbOnOffAroundMiSetContext:ivb,vlv,hsw,bdw,chv */
617 if (INTEL_GEN(dev_priv
) >= 7) {
618 intel_ring_emit(ring
, MI_ARB_ON_OFF
| MI_ARB_DISABLE
);
620 struct intel_engine_cs
*signaller
;
622 intel_ring_emit(ring
,
623 MI_LOAD_REGISTER_IMM(num_rings
));
624 for_each_engine(signaller
, dev_priv
, id
) {
625 if (signaller
== engine
)
628 intel_ring_emit_reg(ring
,
629 RING_PSMI_CTL(signaller
->mmio_base
));
630 intel_ring_emit(ring
,
631 _MASKED_BIT_ENABLE(GEN6_PSMI_SLEEP_MSG_DISABLE
));
636 intel_ring_emit(ring
, MI_NOOP
);
637 intel_ring_emit(ring
, MI_SET_CONTEXT
);
638 intel_ring_emit(ring
,
639 i915_ggtt_offset(req
->ctx
->engine
[RCS
].state
) | flags
);
641 * w/a: MI_SET_CONTEXT must always be followed by MI_NOOP
642 * WaMiSetContext_Hang:snb,ivb,vlv
644 intel_ring_emit(ring
, MI_NOOP
);
646 if (INTEL_GEN(dev_priv
) >= 7) {
648 struct intel_engine_cs
*signaller
;
649 i915_reg_t last_reg
= {}; /* keep gcc quiet */
651 intel_ring_emit(ring
,
652 MI_LOAD_REGISTER_IMM(num_rings
));
653 for_each_engine(signaller
, dev_priv
, id
) {
654 if (signaller
== engine
)
657 last_reg
= RING_PSMI_CTL(signaller
->mmio_base
);
658 intel_ring_emit_reg(ring
, last_reg
);
659 intel_ring_emit(ring
,
660 _MASKED_BIT_DISABLE(GEN6_PSMI_SLEEP_MSG_DISABLE
));
663 /* Insert a delay before the next switch! */
664 intel_ring_emit(ring
,
665 MI_STORE_REGISTER_MEM
|
666 MI_SRM_LRM_GLOBAL_GTT
);
667 intel_ring_emit_reg(ring
, last_reg
);
668 intel_ring_emit(ring
,
669 i915_ggtt_offset(engine
->scratch
));
670 intel_ring_emit(ring
, MI_NOOP
);
672 intel_ring_emit(ring
, MI_ARB_ON_OFF
| MI_ARB_ENABLE
);
675 intel_ring_advance(ring
);
680 static int remap_l3(struct drm_i915_gem_request
*req
, int slice
)
682 u32
*remap_info
= req
->i915
->l3_parity
.remap_info
[slice
];
683 struct intel_ring
*ring
= req
->ring
;
689 ret
= intel_ring_begin(req
, GEN7_L3LOG_SIZE
/4 * 2 + 2);
694 * Note: We do not worry about the concurrent register cacheline hang
695 * here because no other code should access these registers other than
696 * at initialization time.
698 intel_ring_emit(ring
, MI_LOAD_REGISTER_IMM(GEN7_L3LOG_SIZE
/4));
699 for (i
= 0; i
< GEN7_L3LOG_SIZE
/4; i
++) {
700 intel_ring_emit_reg(ring
, GEN7_L3LOG(slice
, i
));
701 intel_ring_emit(ring
, remap_info
[i
]);
703 intel_ring_emit(ring
, MI_NOOP
);
704 intel_ring_advance(ring
);
709 static inline bool skip_rcs_switch(struct i915_hw_ppgtt
*ppgtt
,
710 struct intel_engine_cs
*engine
,
711 struct i915_gem_context
*to
)
716 if (!to
->engine
[RCS
].initialised
)
719 if (ppgtt
&& (intel_engine_flag(engine
) & ppgtt
->pd_dirty_rings
))
722 return to
== engine
->last_context
;
726 needs_pd_load_pre(struct i915_hw_ppgtt
*ppgtt
,
727 struct intel_engine_cs
*engine
,
728 struct i915_gem_context
*to
)
733 /* Always load the ppgtt on first use */
734 if (!engine
->last_context
)
737 /* Same context without new entries, skip */
738 if (engine
->last_context
== to
&&
739 !(intel_engine_flag(engine
) & ppgtt
->pd_dirty_rings
))
742 if (engine
->id
!= RCS
)
745 if (INTEL_GEN(engine
->i915
) < 8)
752 needs_pd_load_post(struct i915_hw_ppgtt
*ppgtt
,
753 struct i915_gem_context
*to
,
759 if (!IS_GEN8(to
->i915
))
762 if (hw_flags
& MI_RESTORE_INHIBIT
)
769 i915_gem_context_pin_legacy(struct i915_gem_context
*ctx
,
772 struct i915_vma
*vma
= ctx
->engine
[RCS
].state
;
775 /* Clear this page out of any CPU caches for coherent swap-in/out.
776 * We only want to do this on the first bind so that we do not stall
777 * on an active context (which by nature is already on the GPU).
779 if (!(vma
->flags
& I915_VMA_GLOBAL_BIND
)) {
780 ret
= i915_gem_object_set_to_gtt_domain(vma
->obj
, false);
785 ret
= i915_vma_pin(vma
, 0, ctx
->ggtt_alignment
, PIN_GLOBAL
| flags
);
792 static int do_rcs_switch(struct drm_i915_gem_request
*req
)
794 struct i915_gem_context
*to
= req
->ctx
;
795 struct intel_engine_cs
*engine
= req
->engine
;
796 struct i915_hw_ppgtt
*ppgtt
= to
->ppgtt
?: req
->i915
->mm
.aliasing_ppgtt
;
797 struct i915_vma
*vma
;
798 struct i915_gem_context
*from
;
802 if (skip_rcs_switch(ppgtt
, engine
, to
))
805 /* Trying to pin first makes error handling easier. */
806 vma
= i915_gem_context_pin_legacy(to
, 0);
811 * Pin can switch back to the default context if we end up calling into
812 * evict_everything - as a last ditch gtt defrag effort that also
813 * switches to the default context. Hence we need to reload from here.
815 * XXX: Doing so is painfully broken!
817 from
= engine
->last_context
;
819 if (needs_pd_load_pre(ppgtt
, engine
, to
)) {
820 /* Older GENs and non render rings still want the load first,
821 * "PP_DCLV followed by PP_DIR_BASE register through Load
822 * Register Immediate commands in Ring Buffer before submitting
824 trace_switch_mm(engine
, to
);
825 ret
= ppgtt
->switch_mm(ppgtt
, req
);
830 if (!to
->engine
[RCS
].initialised
|| i915_gem_context_is_default(to
))
831 /* NB: If we inhibit the restore, the context is not allowed to
832 * die because future work may end up depending on valid address
833 * space. This means we must enforce that a page table load
834 * occur when this occurs. */
835 hw_flags
= MI_RESTORE_INHIBIT
;
836 else if (ppgtt
&& intel_engine_flag(engine
) & ppgtt
->pd_dirty_rings
)
837 hw_flags
= MI_FORCE_RESTORE
;
841 if (to
!= from
|| (hw_flags
& MI_FORCE_RESTORE
)) {
842 ret
= mi_set_context(req
, hw_flags
);
847 /* The backing object for the context is done after switching to the
848 * *next* context. Therefore we cannot retire the previous context until
849 * the next context has already started running. In fact, the below code
850 * is a bit suboptimal because the retiring can occur simply after the
851 * MI_SET_CONTEXT instead of when the next seqno has completed.
854 /* As long as MI_SET_CONTEXT is serializing, ie. it flushes the
855 * whole damn pipeline, we don't need to explicitly mark the
856 * object dirty. The only exception is that the context must be
857 * correct in case the object gets swapped out. Ideally we'd be
858 * able to defer doing this until we know the object would be
859 * swapped, but there is no way to do that yet.
861 i915_vma_move_to_active(from
->engine
[RCS
].state
, req
, 0);
862 /* state is kept alive until the next request */
863 i915_vma_unpin(from
->engine
[RCS
].state
);
864 i915_gem_context_put(from
);
866 engine
->last_context
= i915_gem_context_get(to
);
868 /* GEN8 does *not* require an explicit reload if the PDPs have been
869 * setup, and we do not wish to move them.
871 if (needs_pd_load_post(ppgtt
, to
, hw_flags
)) {
872 trace_switch_mm(engine
, to
);
873 ret
= ppgtt
->switch_mm(ppgtt
, req
);
874 /* The hardware context switch is emitted, but we haven't
875 * actually changed the state - so it's probably safe to bail
876 * here. Still, let the user know something dangerous has
884 ppgtt
->pd_dirty_rings
&= ~intel_engine_flag(engine
);
886 for (i
= 0; i
< MAX_L3_SLICES
; i
++) {
887 if (!(to
->remap_slice
& (1<<i
)))
890 ret
= remap_l3(req
, i
);
894 to
->remap_slice
&= ~(1<<i
);
897 if (!to
->engine
[RCS
].initialised
) {
898 if (engine
->init_context
) {
899 ret
= engine
->init_context(req
);
903 to
->engine
[RCS
].initialised
= true;
914 * i915_switch_context() - perform a GPU context switch.
915 * @req: request for which we'll execute the context switch
917 * The context life cycle is simple. The context refcount is incremented and
918 * decremented by 1 and create and destroy. If the context is in use by the GPU,
919 * it will have a refcount > 1. This allows us to destroy the context abstract
920 * object while letting the normal object tracking destroy the backing BO.
922 * This function should not be used in execlists mode. Instead the context is
923 * switched by writing to the ELSP and requests keep a reference to their
926 int i915_switch_context(struct drm_i915_gem_request
*req
)
928 struct intel_engine_cs
*engine
= req
->engine
;
930 lockdep_assert_held(&req
->i915
->drm
.struct_mutex
);
931 if (i915
.enable_execlists
)
934 if (!req
->ctx
->engine
[engine
->id
].state
) {
935 struct i915_gem_context
*to
= req
->ctx
;
936 struct i915_hw_ppgtt
*ppgtt
=
937 to
->ppgtt
?: req
->i915
->mm
.aliasing_ppgtt
;
939 if (needs_pd_load_pre(ppgtt
, engine
, to
)) {
942 trace_switch_mm(engine
, to
);
943 ret
= ppgtt
->switch_mm(ppgtt
, req
);
947 ppgtt
->pd_dirty_rings
&= ~intel_engine_flag(engine
);
950 if (to
!= engine
->last_context
) {
951 if (engine
->last_context
)
952 i915_gem_context_put(engine
->last_context
);
953 engine
->last_context
= i915_gem_context_get(to
);
959 return do_rcs_switch(req
);
962 int i915_gem_switch_to_kernel_context(struct drm_i915_private
*dev_priv
)
964 struct intel_engine_cs
*engine
;
965 struct i915_gem_timeline
*timeline
;
966 enum intel_engine_id id
;
968 lockdep_assert_held(&dev_priv
->drm
.struct_mutex
);
970 for_each_engine(engine
, dev_priv
, id
) {
971 struct drm_i915_gem_request
*req
;
974 req
= i915_gem_request_alloc(engine
, dev_priv
->kernel_context
);
978 /* Queue this switch after all other activity */
979 list_for_each_entry(timeline
, &dev_priv
->gt
.timelines
, link
) {
980 struct drm_i915_gem_request
*prev
;
981 struct intel_timeline
*tl
;
983 tl
= &timeline
->engine
[engine
->id
];
984 prev
= i915_gem_active_raw(&tl
->last_request
,
985 &dev_priv
->drm
.struct_mutex
);
987 i915_sw_fence_await_sw_fence_gfp(&req
->submit
,
992 ret
= i915_switch_context(req
);
993 i915_add_request_no_flush(req
);
1001 static bool contexts_enabled(struct drm_device
*dev
)
1003 return i915
.enable_execlists
|| to_i915(dev
)->hw_context_size
;
1006 static bool client_is_banned(struct drm_i915_file_private
*file_priv
)
1008 return file_priv
->context_bans
> I915_MAX_CLIENT_CONTEXT_BANS
;
1011 int i915_gem_context_create_ioctl(struct drm_device
*dev
, void *data
,
1012 struct drm_file
*file
)
1014 struct drm_i915_gem_context_create
*args
= data
;
1015 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
1016 struct i915_gem_context
*ctx
;
1019 if (!contexts_enabled(dev
))
1025 if (client_is_banned(file_priv
)) {
1026 DRM_DEBUG("client %s[%d] banned from creating ctx\n",
1028 pid_nr(get_task_pid(current
, PIDTYPE_PID
)));
1033 ret
= i915_mutex_lock_interruptible(dev
);
1037 ctx
= i915_gem_create_context(dev
, file_priv
);
1038 mutex_unlock(&dev
->struct_mutex
);
1040 return PTR_ERR(ctx
);
1042 args
->ctx_id
= ctx
->user_handle
;
1043 DRM_DEBUG("HW context %d created\n", args
->ctx_id
);
1048 int i915_gem_context_destroy_ioctl(struct drm_device
*dev
, void *data
,
1049 struct drm_file
*file
)
1051 struct drm_i915_gem_context_destroy
*args
= data
;
1052 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
1053 struct i915_gem_context
*ctx
;
1059 if (args
->ctx_id
== DEFAULT_CONTEXT_HANDLE
)
1062 ret
= i915_mutex_lock_interruptible(dev
);
1066 ctx
= i915_gem_context_lookup(file_priv
, args
->ctx_id
);
1068 mutex_unlock(&dev
->struct_mutex
);
1069 return PTR_ERR(ctx
);
1072 idr_remove(&file_priv
->context_idr
, ctx
->user_handle
);
1074 mutex_unlock(&dev
->struct_mutex
);
1076 DRM_DEBUG("HW context %d destroyed\n", args
->ctx_id
);
1080 int i915_gem_context_getparam_ioctl(struct drm_device
*dev
, void *data
,
1081 struct drm_file
*file
)
1083 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
1084 struct drm_i915_gem_context_param
*args
= data
;
1085 struct i915_gem_context
*ctx
;
1088 ret
= i915_mutex_lock_interruptible(dev
);
1092 ctx
= i915_gem_context_lookup(file_priv
, args
->ctx_id
);
1094 mutex_unlock(&dev
->struct_mutex
);
1095 return PTR_ERR(ctx
);
1099 switch (args
->param
) {
1100 case I915_CONTEXT_PARAM_BAN_PERIOD
:
1103 case I915_CONTEXT_PARAM_NO_ZEROMAP
:
1104 args
->value
= ctx
->flags
& CONTEXT_NO_ZEROMAP
;
1106 case I915_CONTEXT_PARAM_GTT_SIZE
:
1108 args
->value
= ctx
->ppgtt
->base
.total
;
1109 else if (to_i915(dev
)->mm
.aliasing_ppgtt
)
1110 args
->value
= to_i915(dev
)->mm
.aliasing_ppgtt
->base
.total
;
1112 args
->value
= to_i915(dev
)->ggtt
.base
.total
;
1114 case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE
:
1115 args
->value
= !!(ctx
->flags
& CONTEXT_NO_ERROR_CAPTURE
);
1117 case I915_CONTEXT_PARAM_BANNABLE
:
1118 args
->value
= ctx
->bannable
;
1124 mutex_unlock(&dev
->struct_mutex
);
1129 int i915_gem_context_setparam_ioctl(struct drm_device
*dev
, void *data
,
1130 struct drm_file
*file
)
1132 struct drm_i915_file_private
*file_priv
= file
->driver_priv
;
1133 struct drm_i915_gem_context_param
*args
= data
;
1134 struct i915_gem_context
*ctx
;
1137 ret
= i915_mutex_lock_interruptible(dev
);
1141 ctx
= i915_gem_context_lookup(file_priv
, args
->ctx_id
);
1143 mutex_unlock(&dev
->struct_mutex
);
1144 return PTR_ERR(ctx
);
1147 switch (args
->param
) {
1148 case I915_CONTEXT_PARAM_BAN_PERIOD
:
1151 case I915_CONTEXT_PARAM_NO_ZEROMAP
:
1155 ctx
->flags
&= ~CONTEXT_NO_ZEROMAP
;
1156 ctx
->flags
|= args
->value
? CONTEXT_NO_ZEROMAP
: 0;
1159 case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE
:
1164 ctx
->flags
|= CONTEXT_NO_ERROR_CAPTURE
;
1166 ctx
->flags
&= ~CONTEXT_NO_ERROR_CAPTURE
;
1169 case I915_CONTEXT_PARAM_BANNABLE
:
1172 else if (!capable(CAP_SYS_ADMIN
) && !args
->value
)
1175 ctx
->bannable
= args
->value
;
1181 mutex_unlock(&dev
->struct_mutex
);
1186 int i915_gem_context_reset_stats_ioctl(struct drm_device
*dev
,
1187 void *data
, struct drm_file
*file
)
1189 struct drm_i915_private
*dev_priv
= to_i915(dev
);
1190 struct drm_i915_reset_stats
*args
= data
;
1191 struct i915_gem_context
*ctx
;
1194 if (args
->flags
|| args
->pad
)
1197 if (args
->ctx_id
== DEFAULT_CONTEXT_HANDLE
&& !capable(CAP_SYS_ADMIN
))
1200 ret
= i915_mutex_lock_interruptible(dev
);
1204 ctx
= i915_gem_context_lookup(file
->driver_priv
, args
->ctx_id
);
1206 mutex_unlock(&dev
->struct_mutex
);
1207 return PTR_ERR(ctx
);
1210 if (capable(CAP_SYS_ADMIN
))
1211 args
->reset_count
= i915_reset_count(&dev_priv
->gpu_error
);
1213 args
->reset_count
= 0;
1215 args
->batch_active
= ctx
->guilty_count
;
1216 args
->batch_pending
= ctx
->active_count
;
1218 mutex_unlock(&dev
->struct_mutex
);