2 * Copyright © 2008-2015 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 #ifndef I915_GEM_REQUEST_H
26 #define I915_GEM_REQUEST_H
28 #include <linux/fence.h>
33 * Request queue structure.
35 * The request queue allows us to note sequence numbers that have been emitted
36 * and may be associated with active buffers to be retired.
38 * By keeping this list, we can avoid having to do questionable sequence
39 * number comparisons on buffer last_read|write_seqno. It also allows an
40 * emission time to be associated with the request for tracking how far ahead
41 * of the GPU the submission is.
43 * The requests are reference counted.
45 struct drm_i915_gem_request
{
49 /** On Which ring this request was generated */
50 struct drm_i915_private
*i915
;
53 * Context and ring buffer related to this request
54 * Contexts are refcounted, so when this request is associated with a
55 * context, we must increment the context's refcount, to guarantee that
56 * it persists while any request is linked to it. Requests themselves
57 * are also refcounted, so the request will only be freed when the last
58 * reference to it is dismissed, and the code in
59 * i915_gem_request_free() will then decrement the refcount on the
62 struct i915_gem_context
*ctx
;
63 struct intel_engine_cs
*engine
;
64 struct intel_ring
*ring
;
65 struct intel_signal_node signaling
;
67 /** GEM sequence number associated with the previous request,
68 * when the HWS breadcrumb is equal to this the GPU is processing
73 /** Position in the ringbuffer of the start of the request */
77 * Position in the ringbuffer of the start of the postfix.
78 * This is required to calculate the maximum available ringbuffer
79 * space without overwriting the postfix.
83 /** Position in the ringbuffer of the end of the whole request */
86 /** Preallocate space in the ringbuffer for the emitting the request */
90 * Context related to the previous request.
91 * As the contexts are accessed by the hardware until the switch is
92 * completed to a new context, the hardware may still be writing
93 * to the context object after the breadcrumb is visible. We must
94 * not unpin/unbind/prune that object whilst still active and so
95 * we keep the previous context pinned until the following (this)
98 struct i915_gem_context
*previous_context
;
100 /** Batch buffer related to this request if any (used for
101 * error state dump only).
103 struct drm_i915_gem_object
*batch_obj
;
105 /** Time at which this request was emitted, in jiffies. */
106 unsigned long emitted_jiffies
;
108 /** global list entry for this request */
109 struct list_head list
;
111 struct drm_i915_file_private
*file_priv
;
112 /** file_priv list entry for this request */
113 struct list_head client_list
;
115 /** process identifier submitting this request */
119 * The ELSP only accepts two elements at a time, so we queue
120 * context/tail pairs on a given queue (ring->execlist_queue) until the
121 * hardware is available. The queue serves a double purpose: we also use
122 * it to keep track of the up to 2 contexts currently in the hardware
123 * (usually one in execution and the other queued up by the GPU): We
124 * only remove elements from the head of the queue when the hardware
125 * informs us that an element has been completed.
127 * All accesses to the queue are mediated by a spinlock
128 * (ring->execlist_lock).
131 /** Execlist link in the submission queue.*/
132 struct list_head execlist_link
;
134 /** Execlists no. of times this request has been sent to the ELSP */
137 /** Execlists context hardware id. */
138 unsigned int ctx_hw_id
;
141 extern const struct fence_ops i915_fence_ops
;
143 static inline bool fence_is_i915(struct fence
*fence
)
145 return fence
->ops
== &i915_fence_ops
;
148 struct drm_i915_gem_request
* __must_check
149 i915_gem_request_alloc(struct intel_engine_cs
*engine
,
150 struct i915_gem_context
*ctx
);
151 int i915_gem_request_add_to_client(struct drm_i915_gem_request
*req
,
152 struct drm_file
*file
);
153 void i915_gem_request_retire_upto(struct drm_i915_gem_request
*req
);
156 i915_gem_request_get_seqno(struct drm_i915_gem_request
*req
)
158 return req
? req
->fence
.seqno
: 0;
161 static inline struct intel_engine_cs
*
162 i915_gem_request_get_engine(struct drm_i915_gem_request
*req
)
164 return req
? req
->engine
: NULL
;
167 static inline struct drm_i915_gem_request
*
168 to_request(struct fence
*fence
)
170 /* We assume that NULL fence/request are interoperable */
171 BUILD_BUG_ON(offsetof(struct drm_i915_gem_request
, fence
) != 0);
172 GEM_BUG_ON(fence
&& !fence_is_i915(fence
));
173 return container_of(fence
, struct drm_i915_gem_request
, fence
);
176 static inline struct drm_i915_gem_request
*
177 i915_gem_request_get(struct drm_i915_gem_request
*req
)
179 return to_request(fence_get(&req
->fence
));
183 i915_gem_request_put(struct drm_i915_gem_request
*req
)
185 fence_put(&req
->fence
);
188 static inline void i915_gem_request_assign(struct drm_i915_gem_request
**pdst
,
189 struct drm_i915_gem_request
*src
)
192 i915_gem_request_get(src
);
195 i915_gem_request_put(*pdst
);
200 void __i915_add_request(struct drm_i915_gem_request
*req
,
201 struct drm_i915_gem_object
*batch_obj
,
203 #define i915_add_request(req) \
204 __i915_add_request(req, NULL, true)
205 #define i915_add_request_no_flush(req) \
206 __i915_add_request(req, NULL, false)
208 struct intel_rps_client
;
209 #define NO_WAITBOOST ERR_PTR(-1)
210 #define IS_RPS_CLIENT(p) (!IS_ERR(p))
211 #define IS_RPS_USER(p) (!IS_ERR_OR_NULL(p))
213 int __i915_wait_request(struct drm_i915_gem_request
*req
,
216 struct intel_rps_client
*rps
);
217 int __must_check
i915_wait_request(struct drm_i915_gem_request
*req
);
219 static inline u32
intel_engine_get_seqno(struct intel_engine_cs
*engine
);
222 * Returns true if seq1 is later than seq2.
224 static inline bool i915_seqno_passed(u32 seq1
, u32 seq2
)
226 return (s32
)(seq1
- seq2
) >= 0;
230 i915_gem_request_started(const struct drm_i915_gem_request
*req
)
232 return i915_seqno_passed(intel_engine_get_seqno(req
->engine
),
233 req
->previous_seqno
);
237 i915_gem_request_completed(const struct drm_i915_gem_request
*req
)
239 return i915_seqno_passed(intel_engine_get_seqno(req
->engine
),
243 bool __i915_spin_request(const struct drm_i915_gem_request
*request
,
244 int state
, unsigned long timeout_us
);
245 static inline bool i915_spin_request(const struct drm_i915_gem_request
*request
,
246 int state
, unsigned long timeout_us
)
248 return (i915_gem_request_started(request
) &&
249 __i915_spin_request(request
, state
, timeout_us
));
252 /* We treat requests as fences. This is not be to confused with our
253 * "fence registers" but pipeline synchronisation objects ala GL_ARB_sync.
254 * We use the fences to synchronize access from the CPU with activity on the
255 * GPU, for example, we should not rewrite an object's PTE whilst the GPU
256 * is reading them. We also track fences at a higher level to provide
257 * implicit synchronisation around GEM objects, e.g. set-domain will wait
258 * for outstanding GPU rendering before marking the object ready for CPU
259 * access, or a pageflip will wait until the GPU is complete before showing
260 * the frame on the scanout.
262 * In order to use a fence, the object must track the fence it needs to
263 * serialise with. For example, GEM objects want to track both read and
264 * write access so that we can perform concurrent read operations between
265 * the CPU and GPU engines, as well as waiting for all rendering to
266 * complete, or waiting for the last GPU user of a "fence register". The
267 * object then embeds a #i915_gem_active to track the most recent (in
268 * retirement order) request relevant for the desired mode of access.
269 * The #i915_gem_active is updated with i915_gem_active_set() to track the
270 * most recent fence request, typically this is done as part of
271 * i915_vma_move_to_active().
273 * When the #i915_gem_active completes (is retired), it will
274 * signal its completion to the owner through a callback as well as mark
275 * itself as idle (i915_gem_active.request == NULL). The owner
276 * can then perform any action, such as delayed freeing of an active
277 * resource including itself.
279 struct i915_gem_active
{
280 struct drm_i915_gem_request
*request
;
284 * i915_gem_active_set - updates the tracker to watch the current request
285 * @active - the active tracker
286 * @request - the request to watch
288 * i915_gem_active_set() watches the given @request for completion. Whilst
289 * that @request is busy, the @active reports busy. When that @request is
290 * retired, the @active tracker is updated to report idle.
293 i915_gem_active_set(struct i915_gem_active
*active
,
294 struct drm_i915_gem_request
*request
)
296 i915_gem_request_assign(&active
->request
, request
);
299 static inline struct drm_i915_gem_request
*
300 __i915_gem_active_peek(const struct i915_gem_active
*active
)
302 return active
->request
;
306 * i915_gem_active_peek - report the request being monitored
307 * @active - the active tracker
309 * i915_gem_active_peek() returns the current request being tracked, or NULL.
310 * It does not obtain a reference on the request for the caller, so the
311 * caller must hold struct_mutex.
313 static inline struct drm_i915_gem_request
*
314 i915_gem_active_peek(const struct i915_gem_active
*active
, struct mutex
*mutex
)
316 return active
->request
;
320 * i915_gem_active_get - return a reference to the active request
321 * @active - the active tracker
323 * i915_gem_active_get() returns a reference to the active request, or NULL
324 * if the active tracker is idle. The caller must hold struct_mutex.
326 static inline struct drm_i915_gem_request
*
327 i915_gem_active_get(const struct i915_gem_active
*active
, struct mutex
*mutex
)
329 struct drm_i915_gem_request
*request
;
331 request
= i915_gem_active_peek(active
, mutex
);
332 if (!request
|| i915_gem_request_completed(request
))
335 return i915_gem_request_get(request
);
339 * i915_gem_active_isset - report whether the active tracker is assigned
340 * @active - the active tracker
342 * i915_gem_active_isset() returns true if the active tracker is currently
343 * assigned to a request. Due to the lazy retiring, that request may be idle
344 * and this may report stale information.
347 i915_gem_active_isset(const struct i915_gem_active
*active
)
349 return active
->request
;
353 * i915_gem_active_is_idle - report whether the active tracker is idle
354 * @active - the active tracker
356 * i915_gem_active_is_idle() returns true if the active tracker is currently
357 * unassigned or if the request is complete (but not yet retired). Requires
358 * the caller to hold struct_mutex (but that can be relaxed if desired).
361 i915_gem_active_is_idle(const struct i915_gem_active
*active
,
364 struct drm_i915_gem_request
*request
;
366 request
= i915_gem_active_peek(active
, mutex
);
367 if (!request
|| i915_gem_request_completed(request
))
374 * i915_gem_active_wait - waits until the request is completed
375 * @active - the active request on which to wait
377 * i915_gem_active_wait() waits until the request is completed before
378 * returning. Note that it does not guarantee that the request is
379 * retired first, see i915_gem_active_retire().
381 static inline int __must_check
382 i915_gem_active_wait(const struct i915_gem_active
*active
, struct mutex
*mutex
)
384 struct drm_i915_gem_request
*request
;
386 request
= i915_gem_active_peek(active
, mutex
);
390 return i915_wait_request(request
);
394 * i915_gem_active_retire - waits until the request is retired
395 * @active - the active request on which to wait
397 * i915_gem_active_retire() waits until the request is completed,
398 * and then ensures that at least the retirement handler for this
399 * @active tracker is called before returning. If the @active
400 * tracker is idle, the function returns immediately.
402 static inline int __must_check
403 i915_gem_active_retire(const struct i915_gem_active
*active
,
406 return i915_gem_active_wait(active
, mutex
);
409 /* Convenience functions for peeking at state inside active's request whilst
410 * guarded by the struct_mutex.
413 static inline uint32_t
414 i915_gem_active_get_seqno(const struct i915_gem_active
*active
,
417 return i915_gem_request_get_seqno(i915_gem_active_peek(active
, mutex
));
420 static inline struct intel_engine_cs
*
421 i915_gem_active_get_engine(const struct i915_gem_active
*active
,
424 return i915_gem_request_get_engine(i915_gem_active_peek(active
, mutex
));
427 #define for_each_active(mask, idx) \
428 for (; mask ? idx = ffs(mask) - 1, 1 : 0; mask &= ~BIT(idx))
430 #endif /* I915_GEM_REQUEST_H */