2 * Copyright © 2012 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 * Ben Widawsky <ben@bwidawsk.net>
28 #include <linux/device.h>
29 #include <linux/module.h>
30 #include <linux/stat.h>
31 #include <linux/sysfs.h>
32 #include "intel_drv.h"
35 #define dev_to_drm_minor(d) dev_get_drvdata((d))
38 static u32
calc_residency(struct drm_device
*dev
, const u32 reg
)
40 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
41 u64 raw_time
; /* 32b value may overflow during fixed point math */
42 u64 units
= 128ULL, div
= 100000ULL, bias
= 100ULL;
45 if (!intel_enable_rc6(dev
))
48 intel_runtime_pm_get(dev_priv
);
50 /* On VLV and CHV, residency time is in CZ units rather than 1.28us */
51 if (IS_VALLEYVIEW(dev
)) {
52 u32 clk_reg
, czcount_30ns
;
54 if (IS_CHERRYVIEW(dev
))
55 clk_reg
= CHV_CLK_CTL1
;
57 clk_reg
= VLV_CLK_CTL2
;
59 czcount_30ns
= I915_READ(clk_reg
) >> CLK_CTL2_CZCOUNT_30NS_SHIFT
;
62 WARN(!czcount_30ns
, "bogus CZ count value");
67 if (IS_CHERRYVIEW(dev
) && czcount_30ns
== 1) {
68 /* Special case for 320Mhz */
74 units
= DIV_ROUND_UP_ULL(30ULL * bias
, czcount_30ns
);
77 if (I915_READ(VLV_COUNTER_CONTROL
) & VLV_COUNT_RANGE_HIGH
)
83 raw_time
= I915_READ(reg
) * units
;
84 ret
= DIV_ROUND_UP_ULL(raw_time
, div
);
87 intel_runtime_pm_put(dev_priv
);
92 show_rc6_mask(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
94 struct drm_minor
*dminor
= dev_to_drm_minor(kdev
);
95 return snprintf(buf
, PAGE_SIZE
, "%x\n", intel_enable_rc6(dminor
->dev
));
99 show_rc6_ms(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
101 struct drm_minor
*dminor
= dev_get_drvdata(kdev
);
102 u32 rc6_residency
= calc_residency(dminor
->dev
, GEN6_GT_GFX_RC6
);
103 return snprintf(buf
, PAGE_SIZE
, "%u\n", rc6_residency
);
107 show_rc6p_ms(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
109 struct drm_minor
*dminor
= dev_to_drm_minor(kdev
);
110 u32 rc6p_residency
= calc_residency(dminor
->dev
, GEN6_GT_GFX_RC6p
);
111 return snprintf(buf
, PAGE_SIZE
, "%u\n", rc6p_residency
);
115 show_rc6pp_ms(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
117 struct drm_minor
*dminor
= dev_to_drm_minor(kdev
);
118 u32 rc6pp_residency
= calc_residency(dminor
->dev
, GEN6_GT_GFX_RC6pp
);
119 return snprintf(buf
, PAGE_SIZE
, "%u\n", rc6pp_residency
);
123 show_media_rc6_ms(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
125 struct drm_minor
*dminor
= dev_get_drvdata(kdev
);
126 u32 rc6_residency
= calc_residency(dminor
->dev
, VLV_GT_MEDIA_RC6
);
127 return snprintf(buf
, PAGE_SIZE
, "%u\n", rc6_residency
);
130 static DEVICE_ATTR(rc6_enable
, S_IRUGO
, show_rc6_mask
, NULL
);
131 static DEVICE_ATTR(rc6_residency_ms
, S_IRUGO
, show_rc6_ms
, NULL
);
132 static DEVICE_ATTR(rc6p_residency_ms
, S_IRUGO
, show_rc6p_ms
, NULL
);
133 static DEVICE_ATTR(rc6pp_residency_ms
, S_IRUGO
, show_rc6pp_ms
, NULL
);
134 static DEVICE_ATTR(media_rc6_residency_ms
, S_IRUGO
, show_media_rc6_ms
, NULL
);
136 static struct attribute
*rc6_attrs
[] = {
137 &dev_attr_rc6_enable
.attr
,
138 &dev_attr_rc6_residency_ms
.attr
,
142 static struct attribute_group rc6_attr_group
= {
143 .name
= power_group_name
,
147 static struct attribute
*rc6p_attrs
[] = {
148 &dev_attr_rc6p_residency_ms
.attr
,
149 &dev_attr_rc6pp_residency_ms
.attr
,
153 static struct attribute_group rc6p_attr_group
= {
154 .name
= power_group_name
,
158 static struct attribute
*media_rc6_attrs
[] = {
159 &dev_attr_media_rc6_residency_ms
.attr
,
163 static struct attribute_group media_rc6_attr_group
= {
164 .name
= power_group_name
,
165 .attrs
= media_rc6_attrs
169 static int l3_access_valid(struct drm_device
*dev
, loff_t offset
)
171 if (!HAS_L3_DPF(dev
))
177 if (offset
>= GEN7_L3LOG_SIZE
)
184 i915_l3_read(struct file
*filp
, struct kobject
*kobj
,
185 struct bin_attribute
*attr
, char *buf
,
186 loff_t offset
, size_t count
)
188 struct device
*dev
= container_of(kobj
, struct device
, kobj
);
189 struct drm_minor
*dminor
= dev_to_drm_minor(dev
);
190 struct drm_device
*drm_dev
= dminor
->dev
;
191 struct drm_i915_private
*dev_priv
= drm_dev
->dev_private
;
192 int slice
= (int)(uintptr_t)attr
->private;
195 count
= round_down(count
, 4);
197 ret
= l3_access_valid(drm_dev
, offset
);
201 count
= min_t(size_t, GEN7_L3LOG_SIZE
- offset
, count
);
203 ret
= i915_mutex_lock_interruptible(drm_dev
);
207 if (dev_priv
->l3_parity
.remap_info
[slice
])
209 dev_priv
->l3_parity
.remap_info
[slice
] + (offset
/4),
212 memset(buf
, 0, count
);
214 mutex_unlock(&drm_dev
->struct_mutex
);
220 i915_l3_write(struct file
*filp
, struct kobject
*kobj
,
221 struct bin_attribute
*attr
, char *buf
,
222 loff_t offset
, size_t count
)
224 struct device
*dev
= container_of(kobj
, struct device
, kobj
);
225 struct drm_minor
*dminor
= dev_to_drm_minor(dev
);
226 struct drm_device
*drm_dev
= dminor
->dev
;
227 struct drm_i915_private
*dev_priv
= drm_dev
->dev_private
;
228 struct intel_context
*ctx
;
229 u32
*temp
= NULL
; /* Just here to make handling failures easy */
230 int slice
= (int)(uintptr_t)attr
->private;
233 if (!HAS_HW_CONTEXTS(drm_dev
))
236 ret
= l3_access_valid(drm_dev
, offset
);
240 ret
= i915_mutex_lock_interruptible(drm_dev
);
244 if (!dev_priv
->l3_parity
.remap_info
[slice
]) {
245 temp
= kzalloc(GEN7_L3LOG_SIZE
, GFP_KERNEL
);
247 mutex_unlock(&drm_dev
->struct_mutex
);
252 ret
= i915_gpu_idle(drm_dev
);
255 mutex_unlock(&drm_dev
->struct_mutex
);
259 /* TODO: Ideally we really want a GPU reset here to make sure errors
260 * aren't propagated. Since I cannot find a stable way to reset the GPU
261 * at this point it is left as a TODO.
264 dev_priv
->l3_parity
.remap_info
[slice
] = temp
;
266 memcpy(dev_priv
->l3_parity
.remap_info
[slice
] + (offset
/4), buf
, count
);
268 /* NB: We defer the remapping until we switch to the context */
269 list_for_each_entry(ctx
, &dev_priv
->context_list
, link
)
270 ctx
->remap_slice
|= (1<<slice
);
272 mutex_unlock(&drm_dev
->struct_mutex
);
277 static struct bin_attribute dpf_attrs
= {
278 .attr
= {.name
= "l3_parity", .mode
= (S_IRUSR
| S_IWUSR
)},
279 .size
= GEN7_L3LOG_SIZE
,
280 .read
= i915_l3_read
,
281 .write
= i915_l3_write
,
286 static struct bin_attribute dpf_attrs_1
= {
287 .attr
= {.name
= "l3_parity_slice_1", .mode
= (S_IRUSR
| S_IWUSR
)},
288 .size
= GEN7_L3LOG_SIZE
,
289 .read
= i915_l3_read
,
290 .write
= i915_l3_write
,
295 static ssize_t
gt_act_freq_mhz_show(struct device
*kdev
,
296 struct device_attribute
*attr
, char *buf
)
298 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
299 struct drm_device
*dev
= minor
->dev
;
300 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
303 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
305 intel_runtime_pm_get(dev_priv
);
307 mutex_lock(&dev_priv
->rps
.hw_lock
);
308 if (IS_VALLEYVIEW(dev_priv
->dev
)) {
310 freq
= vlv_punit_read(dev_priv
, PUNIT_REG_GPU_FREQ_STS
);
311 ret
= intel_gpu_freq(dev_priv
, (freq
>> 8) & 0xff);
313 u32 rpstat
= I915_READ(GEN6_RPSTAT1
);
314 if (IS_GEN9(dev_priv
))
315 ret
= (rpstat
& GEN9_CAGF_MASK
) >> GEN9_CAGF_SHIFT
;
316 else if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
))
317 ret
= (rpstat
& HSW_CAGF_MASK
) >> HSW_CAGF_SHIFT
;
319 ret
= (rpstat
& GEN6_CAGF_MASK
) >> GEN6_CAGF_SHIFT
;
320 ret
= intel_gpu_freq(dev_priv
, ret
);
322 mutex_unlock(&dev_priv
->rps
.hw_lock
);
324 intel_runtime_pm_put(dev_priv
);
326 return snprintf(buf
, PAGE_SIZE
, "%d\n", ret
);
329 static ssize_t
gt_cur_freq_mhz_show(struct device
*kdev
,
330 struct device_attribute
*attr
, char *buf
)
332 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
333 struct drm_device
*dev
= minor
->dev
;
334 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
337 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
339 intel_runtime_pm_get(dev_priv
);
341 mutex_lock(&dev_priv
->rps
.hw_lock
);
342 ret
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.cur_freq
);
343 mutex_unlock(&dev_priv
->rps
.hw_lock
);
345 intel_runtime_pm_put(dev_priv
);
347 return snprintf(buf
, PAGE_SIZE
, "%d\n", ret
);
350 static ssize_t
vlv_rpe_freq_mhz_show(struct device
*kdev
,
351 struct device_attribute
*attr
, char *buf
)
353 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
354 struct drm_device
*dev
= minor
->dev
;
355 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
357 return snprintf(buf
, PAGE_SIZE
,
359 intel_gpu_freq(dev_priv
, dev_priv
->rps
.efficient_freq
));
362 static ssize_t
gt_max_freq_mhz_show(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
364 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
365 struct drm_device
*dev
= minor
->dev
;
366 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
369 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
371 mutex_lock(&dev_priv
->rps
.hw_lock
);
372 ret
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.max_freq_softlimit
);
373 mutex_unlock(&dev_priv
->rps
.hw_lock
);
375 return snprintf(buf
, PAGE_SIZE
, "%d\n", ret
);
378 static ssize_t
gt_max_freq_mhz_store(struct device
*kdev
,
379 struct device_attribute
*attr
,
380 const char *buf
, size_t count
)
382 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
383 struct drm_device
*dev
= minor
->dev
;
384 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
388 ret
= kstrtou32(buf
, 0, &val
);
392 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
394 mutex_lock(&dev_priv
->rps
.hw_lock
);
396 val
= intel_freq_opcode(dev_priv
, val
);
398 if (val
< dev_priv
->rps
.min_freq
||
399 val
> dev_priv
->rps
.max_freq
||
400 val
< dev_priv
->rps
.min_freq_softlimit
) {
401 mutex_unlock(&dev_priv
->rps
.hw_lock
);
405 if (val
> dev_priv
->rps
.rp0_freq
)
406 DRM_DEBUG("User requested overclocking to %d\n",
407 intel_gpu_freq(dev_priv
, val
));
409 dev_priv
->rps
.max_freq_softlimit
= val
;
411 val
= clamp_t(int, dev_priv
->rps
.cur_freq
,
412 dev_priv
->rps
.min_freq_softlimit
,
413 dev_priv
->rps
.max_freq_softlimit
);
415 /* We still need *_set_rps to process the new max_delay and
416 * update the interrupt limits and PMINTRMSK even though
417 * frequency request may be unchanged. */
418 intel_set_rps(dev
, val
);
420 mutex_unlock(&dev_priv
->rps
.hw_lock
);
425 static ssize_t
gt_min_freq_mhz_show(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
427 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
428 struct drm_device
*dev
= minor
->dev
;
429 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
432 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
434 mutex_lock(&dev_priv
->rps
.hw_lock
);
435 ret
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.min_freq_softlimit
);
436 mutex_unlock(&dev_priv
->rps
.hw_lock
);
438 return snprintf(buf
, PAGE_SIZE
, "%d\n", ret
);
441 static ssize_t
gt_min_freq_mhz_store(struct device
*kdev
,
442 struct device_attribute
*attr
,
443 const char *buf
, size_t count
)
445 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
446 struct drm_device
*dev
= minor
->dev
;
447 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
451 ret
= kstrtou32(buf
, 0, &val
);
455 flush_delayed_work(&dev_priv
->rps
.delayed_resume_work
);
457 mutex_lock(&dev_priv
->rps
.hw_lock
);
459 val
= intel_freq_opcode(dev_priv
, val
);
461 if (val
< dev_priv
->rps
.min_freq
||
462 val
> dev_priv
->rps
.max_freq
||
463 val
> dev_priv
->rps
.max_freq_softlimit
) {
464 mutex_unlock(&dev_priv
->rps
.hw_lock
);
468 dev_priv
->rps
.min_freq_softlimit
= val
;
470 val
= clamp_t(int, dev_priv
->rps
.cur_freq
,
471 dev_priv
->rps
.min_freq_softlimit
,
472 dev_priv
->rps
.max_freq_softlimit
);
474 /* We still need *_set_rps to process the new min_delay and
475 * update the interrupt limits and PMINTRMSK even though
476 * frequency request may be unchanged. */
477 intel_set_rps(dev
, val
);
479 mutex_unlock(&dev_priv
->rps
.hw_lock
);
485 static DEVICE_ATTR(gt_act_freq_mhz
, S_IRUGO
, gt_act_freq_mhz_show
, NULL
);
486 static DEVICE_ATTR(gt_cur_freq_mhz
, S_IRUGO
, gt_cur_freq_mhz_show
, NULL
);
487 static DEVICE_ATTR(gt_max_freq_mhz
, S_IRUGO
| S_IWUSR
, gt_max_freq_mhz_show
, gt_max_freq_mhz_store
);
488 static DEVICE_ATTR(gt_min_freq_mhz
, S_IRUGO
| S_IWUSR
, gt_min_freq_mhz_show
, gt_min_freq_mhz_store
);
490 static DEVICE_ATTR(vlv_rpe_freq_mhz
, S_IRUGO
, vlv_rpe_freq_mhz_show
, NULL
);
492 static ssize_t
gt_rp_mhz_show(struct device
*kdev
, struct device_attribute
*attr
, char *buf
);
493 static DEVICE_ATTR(gt_RP0_freq_mhz
, S_IRUGO
, gt_rp_mhz_show
, NULL
);
494 static DEVICE_ATTR(gt_RP1_freq_mhz
, S_IRUGO
, gt_rp_mhz_show
, NULL
);
495 static DEVICE_ATTR(gt_RPn_freq_mhz
, S_IRUGO
, gt_rp_mhz_show
, NULL
);
497 /* For now we have a static number of RP states */
498 static ssize_t
gt_rp_mhz_show(struct device
*kdev
, struct device_attribute
*attr
, char *buf
)
500 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
501 struct drm_device
*dev
= minor
->dev
;
502 struct drm_i915_private
*dev_priv
= dev
->dev_private
;
505 if (attr
== &dev_attr_gt_RP0_freq_mhz
)
506 val
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.rp0_freq
);
507 else if (attr
== &dev_attr_gt_RP1_freq_mhz
)
508 val
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.rp1_freq
);
509 else if (attr
== &dev_attr_gt_RPn_freq_mhz
)
510 val
= intel_gpu_freq(dev_priv
, dev_priv
->rps
.min_freq
);
514 return snprintf(buf
, PAGE_SIZE
, "%d\n", val
);
517 static const struct attribute
*gen6_attrs
[] = {
518 &dev_attr_gt_act_freq_mhz
.attr
,
519 &dev_attr_gt_cur_freq_mhz
.attr
,
520 &dev_attr_gt_max_freq_mhz
.attr
,
521 &dev_attr_gt_min_freq_mhz
.attr
,
522 &dev_attr_gt_RP0_freq_mhz
.attr
,
523 &dev_attr_gt_RP1_freq_mhz
.attr
,
524 &dev_attr_gt_RPn_freq_mhz
.attr
,
528 static const struct attribute
*vlv_attrs
[] = {
529 &dev_attr_gt_act_freq_mhz
.attr
,
530 &dev_attr_gt_cur_freq_mhz
.attr
,
531 &dev_attr_gt_max_freq_mhz
.attr
,
532 &dev_attr_gt_min_freq_mhz
.attr
,
533 &dev_attr_gt_RP0_freq_mhz
.attr
,
534 &dev_attr_gt_RP1_freq_mhz
.attr
,
535 &dev_attr_gt_RPn_freq_mhz
.attr
,
536 &dev_attr_vlv_rpe_freq_mhz
.attr
,
540 static ssize_t
error_state_read(struct file
*filp
, struct kobject
*kobj
,
541 struct bin_attribute
*attr
, char *buf
,
542 loff_t off
, size_t count
)
545 struct device
*kdev
= container_of(kobj
, struct device
, kobj
);
546 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
547 struct drm_device
*dev
= minor
->dev
;
548 struct i915_error_state_file_priv error_priv
;
549 struct drm_i915_error_state_buf error_str
;
550 ssize_t ret_count
= 0;
553 memset(&error_priv
, 0, sizeof(error_priv
));
555 ret
= i915_error_state_buf_init(&error_str
, to_i915(dev
), count
, off
);
559 error_priv
.dev
= dev
;
560 i915_error_state_get(dev
, &error_priv
);
562 ret
= i915_error_state_to_str(&error_str
, &error_priv
);
566 ret_count
= count
< error_str
.bytes
? count
: error_str
.bytes
;
568 memcpy(buf
, error_str
.buf
, ret_count
);
570 i915_error_state_put(&error_priv
);
571 i915_error_state_buf_release(&error_str
);
573 return ret
?: ret_count
;
576 static ssize_t
error_state_write(struct file
*file
, struct kobject
*kobj
,
577 struct bin_attribute
*attr
, char *buf
,
578 loff_t off
, size_t count
)
580 struct device
*kdev
= container_of(kobj
, struct device
, kobj
);
581 struct drm_minor
*minor
= dev_to_drm_minor(kdev
);
582 struct drm_device
*dev
= minor
->dev
;
585 DRM_DEBUG_DRIVER("Resetting error state\n");
587 ret
= mutex_lock_interruptible(&dev
->struct_mutex
);
591 i915_destroy_error_state(dev
);
592 mutex_unlock(&dev
->struct_mutex
);
597 static struct bin_attribute error_state_attr
= {
598 .attr
.name
= "error",
599 .attr
.mode
= S_IRUSR
| S_IWUSR
,
601 .read
= error_state_read
,
602 .write
= error_state_write
,
605 void i915_setup_sysfs(struct drm_device
*dev
)
611 ret
= sysfs_merge_group(&dev
->primary
->kdev
->kobj
,
614 DRM_ERROR("RC6 residency sysfs setup failed\n");
617 ret
= sysfs_merge_group(&dev
->primary
->kdev
->kobj
,
620 DRM_ERROR("RC6p residency sysfs setup failed\n");
622 if (IS_VALLEYVIEW(dev
)) {
623 ret
= sysfs_merge_group(&dev
->primary
->kdev
->kobj
,
624 &media_rc6_attr_group
);
626 DRM_ERROR("Media RC6 residency sysfs setup failed\n");
629 if (HAS_L3_DPF(dev
)) {
630 ret
= device_create_bin_file(dev
->primary
->kdev
, &dpf_attrs
);
632 DRM_ERROR("l3 parity sysfs setup failed\n");
634 if (NUM_L3_SLICES(dev
) > 1) {
635 ret
= device_create_bin_file(dev
->primary
->kdev
,
638 DRM_ERROR("l3 parity slice 1 setup failed\n");
643 if (IS_VALLEYVIEW(dev
))
644 ret
= sysfs_create_files(&dev
->primary
->kdev
->kobj
, vlv_attrs
);
645 else if (INTEL_INFO(dev
)->gen
>= 6)
646 ret
= sysfs_create_files(&dev
->primary
->kdev
->kobj
, gen6_attrs
);
648 DRM_ERROR("RPS sysfs setup failed\n");
650 ret
= sysfs_create_bin_file(&dev
->primary
->kdev
->kobj
,
653 DRM_ERROR("error_state sysfs setup failed\n");
656 void i915_teardown_sysfs(struct drm_device
*dev
)
658 sysfs_remove_bin_file(&dev
->primary
->kdev
->kobj
, &error_state_attr
);
659 if (IS_VALLEYVIEW(dev
))
660 sysfs_remove_files(&dev
->primary
->kdev
->kobj
, vlv_attrs
);
662 sysfs_remove_files(&dev
->primary
->kdev
->kobj
, gen6_attrs
);
663 device_remove_bin_file(dev
->primary
->kdev
, &dpf_attrs_1
);
664 device_remove_bin_file(dev
->primary
->kdev
, &dpf_attrs
);
666 sysfs_unmerge_group(&dev
->primary
->kdev
->kobj
, &rc6_attr_group
);
667 sysfs_unmerge_group(&dev
->primary
->kdev
->kobj
, &rc6p_attr_group
);