2 * Copyright © 2006-2007 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
24 * Eric Anholt <eric@anholt.net>
27 #include <linux/dmi.h>
28 #include <linux/module.h>
29 #include <linux/input.h>
30 #include <linux/i2c.h>
31 #include <linux/kernel.h>
32 #include <linux/slab.h>
33 #include <linux/vgaarb.h>
34 #include <drm/drm_edid.h>
36 #include "intel_drv.h"
37 #include "intel_frontbuffer.h"
38 #include <drm/i915_drm.h>
40 #include "intel_dsi.h"
41 #include "i915_trace.h"
42 #include <drm/drm_atomic.h>
43 #include <drm/drm_atomic_helper.h>
44 #include <drm/drm_dp_helper.h>
45 #include <drm/drm_crtc_helper.h>
46 #include <drm/drm_plane_helper.h>
47 #include <drm/drm_rect.h>
48 #include <linux/dma_remapping.h>
49 #include <linux/reservation.h>
51 static bool is_mmio_work(struct intel_flip_work
*work
)
53 return work
->mmio_work
.func
;
56 /* Primary plane formats for gen <= 3 */
57 static const uint32_t i8xx_primary_formats
[] = {
64 /* Primary plane formats for gen >= 4 */
65 static const uint32_t i965_primary_formats
[] = {
70 DRM_FORMAT_XRGB2101010
,
71 DRM_FORMAT_XBGR2101010
,
74 static const uint32_t skl_primary_formats
[] = {
81 DRM_FORMAT_XRGB2101010
,
82 DRM_FORMAT_XBGR2101010
,
90 static const uint32_t intel_cursor_formats
[] = {
94 static void i9xx_crtc_clock_get(struct intel_crtc
*crtc
,
95 struct intel_crtc_state
*pipe_config
);
96 static void ironlake_pch_clock_get(struct intel_crtc
*crtc
,
97 struct intel_crtc_state
*pipe_config
);
99 static int intel_framebuffer_init(struct drm_device
*dev
,
100 struct intel_framebuffer
*ifb
,
101 struct drm_mode_fb_cmd2
*mode_cmd
,
102 struct drm_i915_gem_object
*obj
);
103 static void i9xx_set_pipeconf(struct intel_crtc
*intel_crtc
);
104 static void intel_set_pipe_timings(struct intel_crtc
*intel_crtc
);
105 static void intel_set_pipe_src_size(struct intel_crtc
*intel_crtc
);
106 static void intel_cpu_transcoder_set_m_n(struct intel_crtc
*crtc
,
107 struct intel_link_m_n
*m_n
,
108 struct intel_link_m_n
*m2_n2
);
109 static void ironlake_set_pipeconf(struct drm_crtc
*crtc
);
110 static void haswell_set_pipeconf(struct drm_crtc
*crtc
);
111 static void haswell_set_pipemisc(struct drm_crtc
*crtc
);
112 static void vlv_prepare_pll(struct intel_crtc
*crtc
,
113 const struct intel_crtc_state
*pipe_config
);
114 static void chv_prepare_pll(struct intel_crtc
*crtc
,
115 const struct intel_crtc_state
*pipe_config
);
116 static void intel_begin_crtc_commit(struct drm_crtc
*, struct drm_crtc_state
*);
117 static void intel_finish_crtc_commit(struct drm_crtc
*, struct drm_crtc_state
*);
118 static void skl_init_scalers(struct drm_i915_private
*dev_priv
,
119 struct intel_crtc
*crtc
,
120 struct intel_crtc_state
*crtc_state
);
121 static void skylake_pfit_enable(struct intel_crtc
*crtc
);
122 static void ironlake_pfit_disable(struct intel_crtc
*crtc
, bool force
);
123 static void ironlake_pfit_enable(struct intel_crtc
*crtc
);
124 static void intel_modeset_setup_hw_state(struct drm_device
*dev
);
125 static void intel_pre_disable_primary_noatomic(struct drm_crtc
*crtc
);
126 static int ilk_max_pixel_rate(struct drm_atomic_state
*state
);
127 static int bxt_calc_cdclk(int max_pixclk
);
132 } dot
, vco
, n
, m
, m1
, m2
, p
, p1
;
136 int p2_slow
, p2_fast
;
140 /* returns HPLL frequency in kHz */
141 static int valleyview_get_vco(struct drm_i915_private
*dev_priv
)
143 int hpll_freq
, vco_freq
[] = { 800, 1600, 2000, 2400 };
145 /* Obtain SKU information */
146 mutex_lock(&dev_priv
->sb_lock
);
147 hpll_freq
= vlv_cck_read(dev_priv
, CCK_FUSE_REG
) &
148 CCK_FUSE_HPLL_FREQ_MASK
;
149 mutex_unlock(&dev_priv
->sb_lock
);
151 return vco_freq
[hpll_freq
] * 1000;
154 int vlv_get_cck_clock(struct drm_i915_private
*dev_priv
,
155 const char *name
, u32 reg
, int ref_freq
)
160 mutex_lock(&dev_priv
->sb_lock
);
161 val
= vlv_cck_read(dev_priv
, reg
);
162 mutex_unlock(&dev_priv
->sb_lock
);
164 divider
= val
& CCK_FREQUENCY_VALUES
;
166 WARN((val
& CCK_FREQUENCY_STATUS
) !=
167 (divider
<< CCK_FREQUENCY_STATUS_SHIFT
),
168 "%s change in progress\n", name
);
170 return DIV_ROUND_CLOSEST(ref_freq
<< 1, divider
+ 1);
173 static int vlv_get_cck_clock_hpll(struct drm_i915_private
*dev_priv
,
174 const char *name
, u32 reg
)
176 if (dev_priv
->hpll_freq
== 0)
177 dev_priv
->hpll_freq
= valleyview_get_vco(dev_priv
);
179 return vlv_get_cck_clock(dev_priv
, name
, reg
,
180 dev_priv
->hpll_freq
);
184 intel_pch_rawclk(struct drm_i915_private
*dev_priv
)
186 return (I915_READ(PCH_RAWCLK_FREQ
) & RAWCLK_FREQ_MASK
) * 1000;
190 intel_vlv_hrawclk(struct drm_i915_private
*dev_priv
)
192 /* RAWCLK_FREQ_VLV register updated from power well code */
193 return vlv_get_cck_clock_hpll(dev_priv
, "hrawclk",
194 CCK_DISPLAY_REF_CLOCK_CONTROL
);
198 intel_g4x_hrawclk(struct drm_i915_private
*dev_priv
)
202 /* hrawclock is 1/4 the FSB frequency */
203 clkcfg
= I915_READ(CLKCFG
);
204 switch (clkcfg
& CLKCFG_FSB_MASK
) {
213 case CLKCFG_FSB_1067
:
215 case CLKCFG_FSB_1333
:
217 /* these two are just a guess; one of them might be right */
218 case CLKCFG_FSB_1600
:
219 case CLKCFG_FSB_1600_ALT
:
226 void intel_update_rawclk(struct drm_i915_private
*dev_priv
)
228 if (HAS_PCH_SPLIT(dev_priv
))
229 dev_priv
->rawclk_freq
= intel_pch_rawclk(dev_priv
);
230 else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
231 dev_priv
->rawclk_freq
= intel_vlv_hrawclk(dev_priv
);
232 else if (IS_G4X(dev_priv
) || IS_PINEVIEW(dev_priv
))
233 dev_priv
->rawclk_freq
= intel_g4x_hrawclk(dev_priv
);
235 return; /* no rawclk on other platforms, or no need to know it */
237 DRM_DEBUG_DRIVER("rawclk rate: %d kHz\n", dev_priv
->rawclk_freq
);
240 static void intel_update_czclk(struct drm_i915_private
*dev_priv
)
242 if (!(IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)))
245 dev_priv
->czclk_freq
= vlv_get_cck_clock_hpll(dev_priv
, "czclk",
246 CCK_CZ_CLOCK_CONTROL
);
248 DRM_DEBUG_DRIVER("CZ clock rate: %d kHz\n", dev_priv
->czclk_freq
);
251 static inline u32
/* units of 100MHz */
252 intel_fdi_link_freq(struct drm_i915_private
*dev_priv
,
253 const struct intel_crtc_state
*pipe_config
)
255 if (HAS_DDI(dev_priv
))
256 return pipe_config
->port_clock
; /* SPLL */
257 else if (IS_GEN5(dev_priv
))
258 return ((I915_READ(FDI_PLL_BIOS_0
) & FDI_PLL_FB_CLOCK_MASK
) + 2) * 10000;
263 static const struct intel_limit intel_limits_i8xx_dac
= {
264 .dot
= { .min
= 25000, .max
= 350000 },
265 .vco
= { .min
= 908000, .max
= 1512000 },
266 .n
= { .min
= 2, .max
= 16 },
267 .m
= { .min
= 96, .max
= 140 },
268 .m1
= { .min
= 18, .max
= 26 },
269 .m2
= { .min
= 6, .max
= 16 },
270 .p
= { .min
= 4, .max
= 128 },
271 .p1
= { .min
= 2, .max
= 33 },
272 .p2
= { .dot_limit
= 165000,
273 .p2_slow
= 4, .p2_fast
= 2 },
276 static const struct intel_limit intel_limits_i8xx_dvo
= {
277 .dot
= { .min
= 25000, .max
= 350000 },
278 .vco
= { .min
= 908000, .max
= 1512000 },
279 .n
= { .min
= 2, .max
= 16 },
280 .m
= { .min
= 96, .max
= 140 },
281 .m1
= { .min
= 18, .max
= 26 },
282 .m2
= { .min
= 6, .max
= 16 },
283 .p
= { .min
= 4, .max
= 128 },
284 .p1
= { .min
= 2, .max
= 33 },
285 .p2
= { .dot_limit
= 165000,
286 .p2_slow
= 4, .p2_fast
= 4 },
289 static const struct intel_limit intel_limits_i8xx_lvds
= {
290 .dot
= { .min
= 25000, .max
= 350000 },
291 .vco
= { .min
= 908000, .max
= 1512000 },
292 .n
= { .min
= 2, .max
= 16 },
293 .m
= { .min
= 96, .max
= 140 },
294 .m1
= { .min
= 18, .max
= 26 },
295 .m2
= { .min
= 6, .max
= 16 },
296 .p
= { .min
= 4, .max
= 128 },
297 .p1
= { .min
= 1, .max
= 6 },
298 .p2
= { .dot_limit
= 165000,
299 .p2_slow
= 14, .p2_fast
= 7 },
302 static const struct intel_limit intel_limits_i9xx_sdvo
= {
303 .dot
= { .min
= 20000, .max
= 400000 },
304 .vco
= { .min
= 1400000, .max
= 2800000 },
305 .n
= { .min
= 1, .max
= 6 },
306 .m
= { .min
= 70, .max
= 120 },
307 .m1
= { .min
= 8, .max
= 18 },
308 .m2
= { .min
= 3, .max
= 7 },
309 .p
= { .min
= 5, .max
= 80 },
310 .p1
= { .min
= 1, .max
= 8 },
311 .p2
= { .dot_limit
= 200000,
312 .p2_slow
= 10, .p2_fast
= 5 },
315 static const struct intel_limit intel_limits_i9xx_lvds
= {
316 .dot
= { .min
= 20000, .max
= 400000 },
317 .vco
= { .min
= 1400000, .max
= 2800000 },
318 .n
= { .min
= 1, .max
= 6 },
319 .m
= { .min
= 70, .max
= 120 },
320 .m1
= { .min
= 8, .max
= 18 },
321 .m2
= { .min
= 3, .max
= 7 },
322 .p
= { .min
= 7, .max
= 98 },
323 .p1
= { .min
= 1, .max
= 8 },
324 .p2
= { .dot_limit
= 112000,
325 .p2_slow
= 14, .p2_fast
= 7 },
329 static const struct intel_limit intel_limits_g4x_sdvo
= {
330 .dot
= { .min
= 25000, .max
= 270000 },
331 .vco
= { .min
= 1750000, .max
= 3500000},
332 .n
= { .min
= 1, .max
= 4 },
333 .m
= { .min
= 104, .max
= 138 },
334 .m1
= { .min
= 17, .max
= 23 },
335 .m2
= { .min
= 5, .max
= 11 },
336 .p
= { .min
= 10, .max
= 30 },
337 .p1
= { .min
= 1, .max
= 3},
338 .p2
= { .dot_limit
= 270000,
344 static const struct intel_limit intel_limits_g4x_hdmi
= {
345 .dot
= { .min
= 22000, .max
= 400000 },
346 .vco
= { .min
= 1750000, .max
= 3500000},
347 .n
= { .min
= 1, .max
= 4 },
348 .m
= { .min
= 104, .max
= 138 },
349 .m1
= { .min
= 16, .max
= 23 },
350 .m2
= { .min
= 5, .max
= 11 },
351 .p
= { .min
= 5, .max
= 80 },
352 .p1
= { .min
= 1, .max
= 8},
353 .p2
= { .dot_limit
= 165000,
354 .p2_slow
= 10, .p2_fast
= 5 },
357 static const struct intel_limit intel_limits_g4x_single_channel_lvds
= {
358 .dot
= { .min
= 20000, .max
= 115000 },
359 .vco
= { .min
= 1750000, .max
= 3500000 },
360 .n
= { .min
= 1, .max
= 3 },
361 .m
= { .min
= 104, .max
= 138 },
362 .m1
= { .min
= 17, .max
= 23 },
363 .m2
= { .min
= 5, .max
= 11 },
364 .p
= { .min
= 28, .max
= 112 },
365 .p1
= { .min
= 2, .max
= 8 },
366 .p2
= { .dot_limit
= 0,
367 .p2_slow
= 14, .p2_fast
= 14
371 static const struct intel_limit intel_limits_g4x_dual_channel_lvds
= {
372 .dot
= { .min
= 80000, .max
= 224000 },
373 .vco
= { .min
= 1750000, .max
= 3500000 },
374 .n
= { .min
= 1, .max
= 3 },
375 .m
= { .min
= 104, .max
= 138 },
376 .m1
= { .min
= 17, .max
= 23 },
377 .m2
= { .min
= 5, .max
= 11 },
378 .p
= { .min
= 14, .max
= 42 },
379 .p1
= { .min
= 2, .max
= 6 },
380 .p2
= { .dot_limit
= 0,
381 .p2_slow
= 7, .p2_fast
= 7
385 static const struct intel_limit intel_limits_pineview_sdvo
= {
386 .dot
= { .min
= 20000, .max
= 400000},
387 .vco
= { .min
= 1700000, .max
= 3500000 },
388 /* Pineview's Ncounter is a ring counter */
389 .n
= { .min
= 3, .max
= 6 },
390 .m
= { .min
= 2, .max
= 256 },
391 /* Pineview only has one combined m divider, which we treat as m2. */
392 .m1
= { .min
= 0, .max
= 0 },
393 .m2
= { .min
= 0, .max
= 254 },
394 .p
= { .min
= 5, .max
= 80 },
395 .p1
= { .min
= 1, .max
= 8 },
396 .p2
= { .dot_limit
= 200000,
397 .p2_slow
= 10, .p2_fast
= 5 },
400 static const struct intel_limit intel_limits_pineview_lvds
= {
401 .dot
= { .min
= 20000, .max
= 400000 },
402 .vco
= { .min
= 1700000, .max
= 3500000 },
403 .n
= { .min
= 3, .max
= 6 },
404 .m
= { .min
= 2, .max
= 256 },
405 .m1
= { .min
= 0, .max
= 0 },
406 .m2
= { .min
= 0, .max
= 254 },
407 .p
= { .min
= 7, .max
= 112 },
408 .p1
= { .min
= 1, .max
= 8 },
409 .p2
= { .dot_limit
= 112000,
410 .p2_slow
= 14, .p2_fast
= 14 },
413 /* Ironlake / Sandybridge
415 * We calculate clock using (register_value + 2) for N/M1/M2, so here
416 * the range value for them is (actual_value - 2).
418 static const struct intel_limit intel_limits_ironlake_dac
= {
419 .dot
= { .min
= 25000, .max
= 350000 },
420 .vco
= { .min
= 1760000, .max
= 3510000 },
421 .n
= { .min
= 1, .max
= 5 },
422 .m
= { .min
= 79, .max
= 127 },
423 .m1
= { .min
= 12, .max
= 22 },
424 .m2
= { .min
= 5, .max
= 9 },
425 .p
= { .min
= 5, .max
= 80 },
426 .p1
= { .min
= 1, .max
= 8 },
427 .p2
= { .dot_limit
= 225000,
428 .p2_slow
= 10, .p2_fast
= 5 },
431 static const struct intel_limit intel_limits_ironlake_single_lvds
= {
432 .dot
= { .min
= 25000, .max
= 350000 },
433 .vco
= { .min
= 1760000, .max
= 3510000 },
434 .n
= { .min
= 1, .max
= 3 },
435 .m
= { .min
= 79, .max
= 118 },
436 .m1
= { .min
= 12, .max
= 22 },
437 .m2
= { .min
= 5, .max
= 9 },
438 .p
= { .min
= 28, .max
= 112 },
439 .p1
= { .min
= 2, .max
= 8 },
440 .p2
= { .dot_limit
= 225000,
441 .p2_slow
= 14, .p2_fast
= 14 },
444 static const struct intel_limit intel_limits_ironlake_dual_lvds
= {
445 .dot
= { .min
= 25000, .max
= 350000 },
446 .vco
= { .min
= 1760000, .max
= 3510000 },
447 .n
= { .min
= 1, .max
= 3 },
448 .m
= { .min
= 79, .max
= 127 },
449 .m1
= { .min
= 12, .max
= 22 },
450 .m2
= { .min
= 5, .max
= 9 },
451 .p
= { .min
= 14, .max
= 56 },
452 .p1
= { .min
= 2, .max
= 8 },
453 .p2
= { .dot_limit
= 225000,
454 .p2_slow
= 7, .p2_fast
= 7 },
457 /* LVDS 100mhz refclk limits. */
458 static const struct intel_limit intel_limits_ironlake_single_lvds_100m
= {
459 .dot
= { .min
= 25000, .max
= 350000 },
460 .vco
= { .min
= 1760000, .max
= 3510000 },
461 .n
= { .min
= 1, .max
= 2 },
462 .m
= { .min
= 79, .max
= 126 },
463 .m1
= { .min
= 12, .max
= 22 },
464 .m2
= { .min
= 5, .max
= 9 },
465 .p
= { .min
= 28, .max
= 112 },
466 .p1
= { .min
= 2, .max
= 8 },
467 .p2
= { .dot_limit
= 225000,
468 .p2_slow
= 14, .p2_fast
= 14 },
471 static const struct intel_limit intel_limits_ironlake_dual_lvds_100m
= {
472 .dot
= { .min
= 25000, .max
= 350000 },
473 .vco
= { .min
= 1760000, .max
= 3510000 },
474 .n
= { .min
= 1, .max
= 3 },
475 .m
= { .min
= 79, .max
= 126 },
476 .m1
= { .min
= 12, .max
= 22 },
477 .m2
= { .min
= 5, .max
= 9 },
478 .p
= { .min
= 14, .max
= 42 },
479 .p1
= { .min
= 2, .max
= 6 },
480 .p2
= { .dot_limit
= 225000,
481 .p2_slow
= 7, .p2_fast
= 7 },
484 static const struct intel_limit intel_limits_vlv
= {
486 * These are the data rate limits (measured in fast clocks)
487 * since those are the strictest limits we have. The fast
488 * clock and actual rate limits are more relaxed, so checking
489 * them would make no difference.
491 .dot
= { .min
= 25000 * 5, .max
= 270000 * 5 },
492 .vco
= { .min
= 4000000, .max
= 6000000 },
493 .n
= { .min
= 1, .max
= 7 },
494 .m1
= { .min
= 2, .max
= 3 },
495 .m2
= { .min
= 11, .max
= 156 },
496 .p1
= { .min
= 2, .max
= 3 },
497 .p2
= { .p2_slow
= 2, .p2_fast
= 20 }, /* slow=min, fast=max */
500 static const struct intel_limit intel_limits_chv
= {
502 * These are the data rate limits (measured in fast clocks)
503 * since those are the strictest limits we have. The fast
504 * clock and actual rate limits are more relaxed, so checking
505 * them would make no difference.
507 .dot
= { .min
= 25000 * 5, .max
= 540000 * 5},
508 .vco
= { .min
= 4800000, .max
= 6480000 },
509 .n
= { .min
= 1, .max
= 1 },
510 .m1
= { .min
= 2, .max
= 2 },
511 .m2
= { .min
= 24 << 22, .max
= 175 << 22 },
512 .p1
= { .min
= 2, .max
= 4 },
513 .p2
= { .p2_slow
= 1, .p2_fast
= 14 },
516 static const struct intel_limit intel_limits_bxt
= {
517 /* FIXME: find real dot limits */
518 .dot
= { .min
= 0, .max
= INT_MAX
},
519 .vco
= { .min
= 4800000, .max
= 6700000 },
520 .n
= { .min
= 1, .max
= 1 },
521 .m1
= { .min
= 2, .max
= 2 },
522 /* FIXME: find real m2 limits */
523 .m2
= { .min
= 2 << 22, .max
= 255 << 22 },
524 .p1
= { .min
= 2, .max
= 4 },
525 .p2
= { .p2_slow
= 1, .p2_fast
= 20 },
529 needs_modeset(struct drm_crtc_state
*state
)
531 return drm_atomic_crtc_needs_modeset(state
);
535 * Platform specific helpers to calculate the port PLL loopback- (clock.m),
536 * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast
537 * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic.
538 * The helpers' return value is the rate of the clock that is fed to the
539 * display engine's pipe which can be the above fast dot clock rate or a
540 * divided-down version of it.
542 /* m1 is reserved as 0 in Pineview, n is a ring counter */
543 static int pnv_calc_dpll_params(int refclk
, struct dpll
*clock
)
545 clock
->m
= clock
->m2
+ 2;
546 clock
->p
= clock
->p1
* clock
->p2
;
547 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
549 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
);
550 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
555 static uint32_t i9xx_dpll_compute_m(struct dpll
*dpll
)
557 return 5 * (dpll
->m1
+ 2) + (dpll
->m2
+ 2);
560 static int i9xx_calc_dpll_params(int refclk
, struct dpll
*clock
)
562 clock
->m
= i9xx_dpll_compute_m(clock
);
563 clock
->p
= clock
->p1
* clock
->p2
;
564 if (WARN_ON(clock
->n
+ 2 == 0 || clock
->p
== 0))
566 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
+ 2);
567 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
572 static int vlv_calc_dpll_params(int refclk
, struct dpll
*clock
)
574 clock
->m
= clock
->m1
* clock
->m2
;
575 clock
->p
= clock
->p1
* clock
->p2
;
576 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
578 clock
->vco
= DIV_ROUND_CLOSEST(refclk
* clock
->m
, clock
->n
);
579 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
581 return clock
->dot
/ 5;
584 int chv_calc_dpll_params(int refclk
, struct dpll
*clock
)
586 clock
->m
= clock
->m1
* clock
->m2
;
587 clock
->p
= clock
->p1
* clock
->p2
;
588 if (WARN_ON(clock
->n
== 0 || clock
->p
== 0))
590 clock
->vco
= DIV_ROUND_CLOSEST_ULL((uint64_t)refclk
* clock
->m
,
592 clock
->dot
= DIV_ROUND_CLOSEST(clock
->vco
, clock
->p
);
594 return clock
->dot
/ 5;
597 #define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
599 * Returns whether the given set of divisors are valid for a given refclk with
600 * the given connectors.
603 static bool intel_PLL_is_valid(struct drm_i915_private
*dev_priv
,
604 const struct intel_limit
*limit
,
605 const struct dpll
*clock
)
607 if (clock
->n
< limit
->n
.min
|| limit
->n
.max
< clock
->n
)
608 INTELPllInvalid("n out of range\n");
609 if (clock
->p1
< limit
->p1
.min
|| limit
->p1
.max
< clock
->p1
)
610 INTELPllInvalid("p1 out of range\n");
611 if (clock
->m2
< limit
->m2
.min
|| limit
->m2
.max
< clock
->m2
)
612 INTELPllInvalid("m2 out of range\n");
613 if (clock
->m1
< limit
->m1
.min
|| limit
->m1
.max
< clock
->m1
)
614 INTELPllInvalid("m1 out of range\n");
616 if (!IS_PINEVIEW(dev_priv
) && !IS_VALLEYVIEW(dev_priv
) &&
617 !IS_CHERRYVIEW(dev_priv
) && !IS_BROXTON(dev_priv
))
618 if (clock
->m1
<= clock
->m2
)
619 INTELPllInvalid("m1 <= m2\n");
621 if (!IS_VALLEYVIEW(dev_priv
) && !IS_CHERRYVIEW(dev_priv
) &&
622 !IS_BROXTON(dev_priv
)) {
623 if (clock
->p
< limit
->p
.min
|| limit
->p
.max
< clock
->p
)
624 INTELPllInvalid("p out of range\n");
625 if (clock
->m
< limit
->m
.min
|| limit
->m
.max
< clock
->m
)
626 INTELPllInvalid("m out of range\n");
629 if (clock
->vco
< limit
->vco
.min
|| limit
->vco
.max
< clock
->vco
)
630 INTELPllInvalid("vco out of range\n");
631 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
632 * connector, etc., rather than just a single range.
634 if (clock
->dot
< limit
->dot
.min
|| limit
->dot
.max
< clock
->dot
)
635 INTELPllInvalid("dot out of range\n");
641 i9xx_select_p2_div(const struct intel_limit
*limit
,
642 const struct intel_crtc_state
*crtc_state
,
645 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
647 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
649 * For LVDS just rely on its current settings for dual-channel.
650 * We haven't figured out how to reliably set up different
651 * single/dual channel state, if we even can.
653 if (intel_is_dual_link_lvds(dev
))
654 return limit
->p2
.p2_fast
;
656 return limit
->p2
.p2_slow
;
658 if (target
< limit
->p2
.dot_limit
)
659 return limit
->p2
.p2_slow
;
661 return limit
->p2
.p2_fast
;
666 * Returns a set of divisors for the desired target clock with the given
667 * refclk, or FALSE. The returned values represent the clock equation:
668 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
670 * Target and reference clocks are specified in kHz.
672 * If match_clock is provided, then best_clock P divider must match the P
673 * divider from @match_clock used for LVDS downclocking.
676 i9xx_find_best_dpll(const struct intel_limit
*limit
,
677 struct intel_crtc_state
*crtc_state
,
678 int target
, int refclk
, struct dpll
*match_clock
,
679 struct dpll
*best_clock
)
681 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
685 memset(best_clock
, 0, sizeof(*best_clock
));
687 clock
.p2
= i9xx_select_p2_div(limit
, crtc_state
, target
);
689 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
691 for (clock
.m2
= limit
->m2
.min
;
692 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
693 if (clock
.m2
>= clock
.m1
)
695 for (clock
.n
= limit
->n
.min
;
696 clock
.n
<= limit
->n
.max
; clock
.n
++) {
697 for (clock
.p1
= limit
->p1
.min
;
698 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
701 i9xx_calc_dpll_params(refclk
, &clock
);
702 if (!intel_PLL_is_valid(to_i915(dev
),
707 clock
.p
!= match_clock
->p
)
710 this_err
= abs(clock
.dot
- target
);
711 if (this_err
< err
) {
720 return (err
!= target
);
724 * Returns a set of divisors for the desired target clock with the given
725 * refclk, or FALSE. The returned values represent the clock equation:
726 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
728 * Target and reference clocks are specified in kHz.
730 * If match_clock is provided, then best_clock P divider must match the P
731 * divider from @match_clock used for LVDS downclocking.
734 pnv_find_best_dpll(const struct intel_limit
*limit
,
735 struct intel_crtc_state
*crtc_state
,
736 int target
, int refclk
, struct dpll
*match_clock
,
737 struct dpll
*best_clock
)
739 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
743 memset(best_clock
, 0, sizeof(*best_clock
));
745 clock
.p2
= i9xx_select_p2_div(limit
, crtc_state
, target
);
747 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
;
749 for (clock
.m2
= limit
->m2
.min
;
750 clock
.m2
<= limit
->m2
.max
; clock
.m2
++) {
751 for (clock
.n
= limit
->n
.min
;
752 clock
.n
<= limit
->n
.max
; clock
.n
++) {
753 for (clock
.p1
= limit
->p1
.min
;
754 clock
.p1
<= limit
->p1
.max
; clock
.p1
++) {
757 pnv_calc_dpll_params(refclk
, &clock
);
758 if (!intel_PLL_is_valid(to_i915(dev
),
763 clock
.p
!= match_clock
->p
)
766 this_err
= abs(clock
.dot
- target
);
767 if (this_err
< err
) {
776 return (err
!= target
);
780 * Returns a set of divisors for the desired target clock with the given
781 * refclk, or FALSE. The returned values represent the clock equation:
782 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
784 * Target and reference clocks are specified in kHz.
786 * If match_clock is provided, then best_clock P divider must match the P
787 * divider from @match_clock used for LVDS downclocking.
790 g4x_find_best_dpll(const struct intel_limit
*limit
,
791 struct intel_crtc_state
*crtc_state
,
792 int target
, int refclk
, struct dpll
*match_clock
,
793 struct dpll
*best_clock
)
795 struct drm_device
*dev
= crtc_state
->base
.crtc
->dev
;
799 /* approximately equals target * 0.00585 */
800 int err_most
= (target
>> 8) + (target
>> 9);
802 memset(best_clock
, 0, sizeof(*best_clock
));
804 clock
.p2
= i9xx_select_p2_div(limit
, crtc_state
, target
);
806 max_n
= limit
->n
.max
;
807 /* based on hardware requirement, prefer smaller n to precision */
808 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
809 /* based on hardware requirement, prefere larger m1,m2 */
810 for (clock
.m1
= limit
->m1
.max
;
811 clock
.m1
>= limit
->m1
.min
; clock
.m1
--) {
812 for (clock
.m2
= limit
->m2
.max
;
813 clock
.m2
>= limit
->m2
.min
; clock
.m2
--) {
814 for (clock
.p1
= limit
->p1
.max
;
815 clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
818 i9xx_calc_dpll_params(refclk
, &clock
);
819 if (!intel_PLL_is_valid(to_i915(dev
),
824 this_err
= abs(clock
.dot
- target
);
825 if (this_err
< err_most
) {
839 * Check if the calculated PLL configuration is more optimal compared to the
840 * best configuration and error found so far. Return the calculated error.
842 static bool vlv_PLL_is_optimal(struct drm_device
*dev
, int target_freq
,
843 const struct dpll
*calculated_clock
,
844 const struct dpll
*best_clock
,
845 unsigned int best_error_ppm
,
846 unsigned int *error_ppm
)
849 * For CHV ignore the error and consider only the P value.
850 * Prefer a bigger P value based on HW requirements.
852 if (IS_CHERRYVIEW(to_i915(dev
))) {
855 return calculated_clock
->p
> best_clock
->p
;
858 if (WARN_ON_ONCE(!target_freq
))
861 *error_ppm
= div_u64(1000000ULL *
862 abs(target_freq
- calculated_clock
->dot
),
865 * Prefer a better P value over a better (smaller) error if the error
866 * is small. Ensure this preference for future configurations too by
867 * setting the error to 0.
869 if (*error_ppm
< 100 && calculated_clock
->p
> best_clock
->p
) {
875 return *error_ppm
+ 10 < best_error_ppm
;
879 * Returns a set of divisors for the desired target clock with the given
880 * refclk, or FALSE. The returned values represent the clock equation:
881 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
884 vlv_find_best_dpll(const struct intel_limit
*limit
,
885 struct intel_crtc_state
*crtc_state
,
886 int target
, int refclk
, struct dpll
*match_clock
,
887 struct dpll
*best_clock
)
889 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
890 struct drm_device
*dev
= crtc
->base
.dev
;
892 unsigned int bestppm
= 1000000;
893 /* min update 19.2 MHz */
894 int max_n
= min(limit
->n
.max
, refclk
/ 19200);
897 target
*= 5; /* fast clock */
899 memset(best_clock
, 0, sizeof(*best_clock
));
901 /* based on hardware requirement, prefer smaller n to precision */
902 for (clock
.n
= limit
->n
.min
; clock
.n
<= max_n
; clock
.n
++) {
903 for (clock
.p1
= limit
->p1
.max
; clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
904 for (clock
.p2
= limit
->p2
.p2_fast
; clock
.p2
>= limit
->p2
.p2_slow
;
905 clock
.p2
-= clock
.p2
> 10 ? 2 : 1) {
906 clock
.p
= clock
.p1
* clock
.p2
;
907 /* based on hardware requirement, prefer bigger m1,m2 values */
908 for (clock
.m1
= limit
->m1
.min
; clock
.m1
<= limit
->m1
.max
; clock
.m1
++) {
911 clock
.m2
= DIV_ROUND_CLOSEST(target
* clock
.p
* clock
.n
,
914 vlv_calc_dpll_params(refclk
, &clock
);
916 if (!intel_PLL_is_valid(to_i915(dev
),
921 if (!vlv_PLL_is_optimal(dev
, target
,
939 * Returns a set of divisors for the desired target clock with the given
940 * refclk, or FALSE. The returned values represent the clock equation:
941 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
944 chv_find_best_dpll(const struct intel_limit
*limit
,
945 struct intel_crtc_state
*crtc_state
,
946 int target
, int refclk
, struct dpll
*match_clock
,
947 struct dpll
*best_clock
)
949 struct intel_crtc
*crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
950 struct drm_device
*dev
= crtc
->base
.dev
;
951 unsigned int best_error_ppm
;
956 memset(best_clock
, 0, sizeof(*best_clock
));
957 best_error_ppm
= 1000000;
960 * Based on hardware doc, the n always set to 1, and m1 always
961 * set to 2. If requires to support 200Mhz refclk, we need to
962 * revisit this because n may not 1 anymore.
964 clock
.n
= 1, clock
.m1
= 2;
965 target
*= 5; /* fast clock */
967 for (clock
.p1
= limit
->p1
.max
; clock
.p1
>= limit
->p1
.min
; clock
.p1
--) {
968 for (clock
.p2
= limit
->p2
.p2_fast
;
969 clock
.p2
>= limit
->p2
.p2_slow
;
970 clock
.p2
-= clock
.p2
> 10 ? 2 : 1) {
971 unsigned int error_ppm
;
973 clock
.p
= clock
.p1
* clock
.p2
;
975 m2
= DIV_ROUND_CLOSEST_ULL(((uint64_t)target
* clock
.p
*
976 clock
.n
) << 22, refclk
* clock
.m1
);
978 if (m2
> INT_MAX
/clock
.m1
)
983 chv_calc_dpll_params(refclk
, &clock
);
985 if (!intel_PLL_is_valid(to_i915(dev
), limit
, &clock
))
988 if (!vlv_PLL_is_optimal(dev
, target
, &clock
, best_clock
,
989 best_error_ppm
, &error_ppm
))
993 best_error_ppm
= error_ppm
;
1001 bool bxt_find_best_dpll(struct intel_crtc_state
*crtc_state
, int target_clock
,
1002 struct dpll
*best_clock
)
1004 int refclk
= 100000;
1005 const struct intel_limit
*limit
= &intel_limits_bxt
;
1007 return chv_find_best_dpll(limit
, crtc_state
,
1008 target_clock
, refclk
, NULL
, best_clock
);
1011 bool intel_crtc_active(struct intel_crtc
*crtc
)
1013 /* Be paranoid as we can arrive here with only partial
1014 * state retrieved from the hardware during setup.
1016 * We can ditch the adjusted_mode.crtc_clock check as soon
1017 * as Haswell has gained clock readout/fastboot support.
1019 * We can ditch the crtc->primary->fb check as soon as we can
1020 * properly reconstruct framebuffers.
1022 * FIXME: The intel_crtc->active here should be switched to
1023 * crtc->state->active once we have proper CRTC states wired up
1026 return crtc
->active
&& crtc
->base
.primary
->state
->fb
&&
1027 crtc
->config
->base
.adjusted_mode
.crtc_clock
;
1030 enum transcoder
intel_pipe_to_cpu_transcoder(struct drm_i915_private
*dev_priv
,
1033 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
1035 return crtc
->config
->cpu_transcoder
;
1038 static bool pipe_dsl_stopped(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1040 i915_reg_t reg
= PIPEDSL(pipe
);
1044 if (IS_GEN2(dev_priv
))
1045 line_mask
= DSL_LINEMASK_GEN2
;
1047 line_mask
= DSL_LINEMASK_GEN3
;
1049 line1
= I915_READ(reg
) & line_mask
;
1051 line2
= I915_READ(reg
) & line_mask
;
1053 return line1
== line2
;
1057 * intel_wait_for_pipe_off - wait for pipe to turn off
1058 * @crtc: crtc whose pipe to wait for
1060 * After disabling a pipe, we can't wait for vblank in the usual way,
1061 * spinning on the vblank interrupt status bit, since we won't actually
1062 * see an interrupt when the pipe is disabled.
1064 * On Gen4 and above:
1065 * wait for the pipe register state bit to turn off
1068 * wait for the display line value to settle (it usually
1069 * ends up stopping at the start of the next frame).
1072 static void intel_wait_for_pipe_off(struct intel_crtc
*crtc
)
1074 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1075 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
1076 enum pipe pipe
= crtc
->pipe
;
1078 if (INTEL_GEN(dev_priv
) >= 4) {
1079 i915_reg_t reg
= PIPECONF(cpu_transcoder
);
1081 /* Wait for the Pipe State to go off */
1082 if (intel_wait_for_register(dev_priv
,
1083 reg
, I965_PIPECONF_ACTIVE
, 0,
1085 WARN(1, "pipe_off wait timed out\n");
1087 /* Wait for the display line to settle */
1088 if (wait_for(pipe_dsl_stopped(dev_priv
, pipe
), 100))
1089 WARN(1, "pipe_off wait timed out\n");
1093 /* Only for pre-ILK configs */
1094 void assert_pll(struct drm_i915_private
*dev_priv
,
1095 enum pipe pipe
, bool state
)
1100 val
= I915_READ(DPLL(pipe
));
1101 cur_state
= !!(val
& DPLL_VCO_ENABLE
);
1102 I915_STATE_WARN(cur_state
!= state
,
1103 "PLL state assertion failure (expected %s, current %s)\n",
1104 onoff(state
), onoff(cur_state
));
1107 /* XXX: the dsi pll is shared between MIPI DSI ports */
1108 void assert_dsi_pll(struct drm_i915_private
*dev_priv
, bool state
)
1113 mutex_lock(&dev_priv
->sb_lock
);
1114 val
= vlv_cck_read(dev_priv
, CCK_REG_DSI_PLL_CONTROL
);
1115 mutex_unlock(&dev_priv
->sb_lock
);
1117 cur_state
= val
& DSI_PLL_VCO_EN
;
1118 I915_STATE_WARN(cur_state
!= state
,
1119 "DSI PLL state assertion failure (expected %s, current %s)\n",
1120 onoff(state
), onoff(cur_state
));
1123 static void assert_fdi_tx(struct drm_i915_private
*dev_priv
,
1124 enum pipe pipe
, bool state
)
1127 enum transcoder cpu_transcoder
= intel_pipe_to_cpu_transcoder(dev_priv
,
1130 if (HAS_DDI(dev_priv
)) {
1131 /* DDI does not have a specific FDI_TX register */
1132 u32 val
= I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder
));
1133 cur_state
= !!(val
& TRANS_DDI_FUNC_ENABLE
);
1135 u32 val
= I915_READ(FDI_TX_CTL(pipe
));
1136 cur_state
= !!(val
& FDI_TX_ENABLE
);
1138 I915_STATE_WARN(cur_state
!= state
,
1139 "FDI TX state assertion failure (expected %s, current %s)\n",
1140 onoff(state
), onoff(cur_state
));
1142 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1143 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1145 static void assert_fdi_rx(struct drm_i915_private
*dev_priv
,
1146 enum pipe pipe
, bool state
)
1151 val
= I915_READ(FDI_RX_CTL(pipe
));
1152 cur_state
= !!(val
& FDI_RX_ENABLE
);
1153 I915_STATE_WARN(cur_state
!= state
,
1154 "FDI RX state assertion failure (expected %s, current %s)\n",
1155 onoff(state
), onoff(cur_state
));
1157 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1158 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1160 static void assert_fdi_tx_pll_enabled(struct drm_i915_private
*dev_priv
,
1165 /* ILK FDI PLL is always enabled */
1166 if (IS_GEN5(dev_priv
))
1169 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1170 if (HAS_DDI(dev_priv
))
1173 val
= I915_READ(FDI_TX_CTL(pipe
));
1174 I915_STATE_WARN(!(val
& FDI_TX_PLL_ENABLE
), "FDI TX PLL assertion failure, should be active but is disabled\n");
1177 void assert_fdi_rx_pll(struct drm_i915_private
*dev_priv
,
1178 enum pipe pipe
, bool state
)
1183 val
= I915_READ(FDI_RX_CTL(pipe
));
1184 cur_state
= !!(val
& FDI_RX_PLL_ENABLE
);
1185 I915_STATE_WARN(cur_state
!= state
,
1186 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1187 onoff(state
), onoff(cur_state
));
1190 void assert_panel_unlocked(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1194 enum pipe panel_pipe
= PIPE_A
;
1197 if (WARN_ON(HAS_DDI(dev_priv
)))
1200 if (HAS_PCH_SPLIT(dev_priv
)) {
1203 pp_reg
= PP_CONTROL(0);
1204 port_sel
= I915_READ(PP_ON_DELAYS(0)) & PANEL_PORT_SELECT_MASK
;
1206 if (port_sel
== PANEL_PORT_SELECT_LVDS
&&
1207 I915_READ(PCH_LVDS
) & LVDS_PIPEB_SELECT
)
1208 panel_pipe
= PIPE_B
;
1209 /* XXX: else fix for eDP */
1210 } else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) {
1211 /* presumably write lock depends on pipe, not port select */
1212 pp_reg
= PP_CONTROL(pipe
);
1215 pp_reg
= PP_CONTROL(0);
1216 if (I915_READ(LVDS
) & LVDS_PIPEB_SELECT
)
1217 panel_pipe
= PIPE_B
;
1220 val
= I915_READ(pp_reg
);
1221 if (!(val
& PANEL_POWER_ON
) ||
1222 ((val
& PANEL_UNLOCK_MASK
) == PANEL_UNLOCK_REGS
))
1225 I915_STATE_WARN(panel_pipe
== pipe
&& locked
,
1226 "panel assertion failure, pipe %c regs locked\n",
1230 static void assert_cursor(struct drm_i915_private
*dev_priv
,
1231 enum pipe pipe
, bool state
)
1235 if (IS_845G(dev_priv
) || IS_I865G(dev_priv
))
1236 cur_state
= I915_READ(CURCNTR(PIPE_A
)) & CURSOR_ENABLE
;
1238 cur_state
= I915_READ(CURCNTR(pipe
)) & CURSOR_MODE
;
1240 I915_STATE_WARN(cur_state
!= state
,
1241 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1242 pipe_name(pipe
), onoff(state
), onoff(cur_state
));
1244 #define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1245 #define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1247 void assert_pipe(struct drm_i915_private
*dev_priv
,
1248 enum pipe pipe
, bool state
)
1251 enum transcoder cpu_transcoder
= intel_pipe_to_cpu_transcoder(dev_priv
,
1253 enum intel_display_power_domain power_domain
;
1255 /* if we need the pipe quirk it must be always on */
1256 if ((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
1257 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
1260 power_domain
= POWER_DOMAIN_TRANSCODER(cpu_transcoder
);
1261 if (intel_display_power_get_if_enabled(dev_priv
, power_domain
)) {
1262 u32 val
= I915_READ(PIPECONF(cpu_transcoder
));
1263 cur_state
= !!(val
& PIPECONF_ENABLE
);
1265 intel_display_power_put(dev_priv
, power_domain
);
1270 I915_STATE_WARN(cur_state
!= state
,
1271 "pipe %c assertion failure (expected %s, current %s)\n",
1272 pipe_name(pipe
), onoff(state
), onoff(cur_state
));
1275 static void assert_plane(struct drm_i915_private
*dev_priv
,
1276 enum plane plane
, bool state
)
1281 val
= I915_READ(DSPCNTR(plane
));
1282 cur_state
= !!(val
& DISPLAY_PLANE_ENABLE
);
1283 I915_STATE_WARN(cur_state
!= state
,
1284 "plane %c assertion failure (expected %s, current %s)\n",
1285 plane_name(plane
), onoff(state
), onoff(cur_state
));
1288 #define assert_plane_enabled(d, p) assert_plane(d, p, true)
1289 #define assert_plane_disabled(d, p) assert_plane(d, p, false)
1291 static void assert_planes_disabled(struct drm_i915_private
*dev_priv
,
1296 /* Primary planes are fixed to pipes on gen4+ */
1297 if (INTEL_GEN(dev_priv
) >= 4) {
1298 u32 val
= I915_READ(DSPCNTR(pipe
));
1299 I915_STATE_WARN(val
& DISPLAY_PLANE_ENABLE
,
1300 "plane %c assertion failure, should be disabled but not\n",
1305 /* Need to check both planes against the pipe */
1306 for_each_pipe(dev_priv
, i
) {
1307 u32 val
= I915_READ(DSPCNTR(i
));
1308 enum pipe cur_pipe
= (val
& DISPPLANE_SEL_PIPE_MASK
) >>
1309 DISPPLANE_SEL_PIPE_SHIFT
;
1310 I915_STATE_WARN((val
& DISPLAY_PLANE_ENABLE
) && pipe
== cur_pipe
,
1311 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1312 plane_name(i
), pipe_name(pipe
));
1316 static void assert_sprites_disabled(struct drm_i915_private
*dev_priv
,
1321 if (INTEL_GEN(dev_priv
) >= 9) {
1322 for_each_sprite(dev_priv
, pipe
, sprite
) {
1323 u32 val
= I915_READ(PLANE_CTL(pipe
, sprite
));
1324 I915_STATE_WARN(val
& PLANE_CTL_ENABLE
,
1325 "plane %d assertion failure, should be off on pipe %c but is still active\n",
1326 sprite
, pipe_name(pipe
));
1328 } else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) {
1329 for_each_sprite(dev_priv
, pipe
, sprite
) {
1330 u32 val
= I915_READ(SPCNTR(pipe
, sprite
));
1331 I915_STATE_WARN(val
& SP_ENABLE
,
1332 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1333 sprite_name(pipe
, sprite
), pipe_name(pipe
));
1335 } else if (INTEL_GEN(dev_priv
) >= 7) {
1336 u32 val
= I915_READ(SPRCTL(pipe
));
1337 I915_STATE_WARN(val
& SPRITE_ENABLE
,
1338 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1339 plane_name(pipe
), pipe_name(pipe
));
1340 } else if (INTEL_GEN(dev_priv
) >= 5) {
1341 u32 val
= I915_READ(DVSCNTR(pipe
));
1342 I915_STATE_WARN(val
& DVS_ENABLE
,
1343 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1344 plane_name(pipe
), pipe_name(pipe
));
1348 static void assert_vblank_disabled(struct drm_crtc
*crtc
)
1350 if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc
) == 0))
1351 drm_crtc_vblank_put(crtc
);
1354 void assert_pch_transcoder_disabled(struct drm_i915_private
*dev_priv
,
1360 val
= I915_READ(PCH_TRANSCONF(pipe
));
1361 enabled
= !!(val
& TRANS_ENABLE
);
1362 I915_STATE_WARN(enabled
,
1363 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1367 static bool dp_pipe_enabled(struct drm_i915_private
*dev_priv
,
1368 enum pipe pipe
, u32 port_sel
, u32 val
)
1370 if ((val
& DP_PORT_EN
) == 0)
1373 if (HAS_PCH_CPT(dev_priv
)) {
1374 u32 trans_dp_ctl
= I915_READ(TRANS_DP_CTL(pipe
));
1375 if ((trans_dp_ctl
& TRANS_DP_PORT_SEL_MASK
) != port_sel
)
1377 } else if (IS_CHERRYVIEW(dev_priv
)) {
1378 if ((val
& DP_PIPE_MASK_CHV
) != DP_PIPE_SELECT_CHV(pipe
))
1381 if ((val
& DP_PIPE_MASK
) != (pipe
<< 30))
1387 static bool hdmi_pipe_enabled(struct drm_i915_private
*dev_priv
,
1388 enum pipe pipe
, u32 val
)
1390 if ((val
& SDVO_ENABLE
) == 0)
1393 if (HAS_PCH_CPT(dev_priv
)) {
1394 if ((val
& SDVO_PIPE_SEL_MASK_CPT
) != SDVO_PIPE_SEL_CPT(pipe
))
1396 } else if (IS_CHERRYVIEW(dev_priv
)) {
1397 if ((val
& SDVO_PIPE_SEL_MASK_CHV
) != SDVO_PIPE_SEL_CHV(pipe
))
1400 if ((val
& SDVO_PIPE_SEL_MASK
) != SDVO_PIPE_SEL(pipe
))
1406 static bool lvds_pipe_enabled(struct drm_i915_private
*dev_priv
,
1407 enum pipe pipe
, u32 val
)
1409 if ((val
& LVDS_PORT_EN
) == 0)
1412 if (HAS_PCH_CPT(dev_priv
)) {
1413 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1416 if ((val
& LVDS_PIPE_MASK
) != LVDS_PIPE(pipe
))
1422 static bool adpa_pipe_enabled(struct drm_i915_private
*dev_priv
,
1423 enum pipe pipe
, u32 val
)
1425 if ((val
& ADPA_DAC_ENABLE
) == 0)
1427 if (HAS_PCH_CPT(dev_priv
)) {
1428 if ((val
& PORT_TRANS_SEL_MASK
) != PORT_TRANS_SEL_CPT(pipe
))
1431 if ((val
& ADPA_PIPE_SELECT_MASK
) != ADPA_PIPE_SELECT(pipe
))
1437 static void assert_pch_dp_disabled(struct drm_i915_private
*dev_priv
,
1438 enum pipe pipe
, i915_reg_t reg
,
1441 u32 val
= I915_READ(reg
);
1442 I915_STATE_WARN(dp_pipe_enabled(dev_priv
, pipe
, port_sel
, val
),
1443 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1444 i915_mmio_reg_offset(reg
), pipe_name(pipe
));
1446 I915_STATE_WARN(HAS_PCH_IBX(dev_priv
) && (val
& DP_PORT_EN
) == 0
1447 && (val
& DP_PIPEB_SELECT
),
1448 "IBX PCH dp port still using transcoder B\n");
1451 static void assert_pch_hdmi_disabled(struct drm_i915_private
*dev_priv
,
1452 enum pipe pipe
, i915_reg_t reg
)
1454 u32 val
= I915_READ(reg
);
1455 I915_STATE_WARN(hdmi_pipe_enabled(dev_priv
, pipe
, val
),
1456 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
1457 i915_mmio_reg_offset(reg
), pipe_name(pipe
));
1459 I915_STATE_WARN(HAS_PCH_IBX(dev_priv
) && (val
& SDVO_ENABLE
) == 0
1460 && (val
& SDVO_PIPE_B_SELECT
),
1461 "IBX PCH hdmi port still using transcoder B\n");
1464 static void assert_pch_ports_disabled(struct drm_i915_private
*dev_priv
,
1469 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_B
, TRANS_DP_PORT_SEL_B
);
1470 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_C
, TRANS_DP_PORT_SEL_C
);
1471 assert_pch_dp_disabled(dev_priv
, pipe
, PCH_DP_D
, TRANS_DP_PORT_SEL_D
);
1473 val
= I915_READ(PCH_ADPA
);
1474 I915_STATE_WARN(adpa_pipe_enabled(dev_priv
, pipe
, val
),
1475 "PCH VGA enabled on transcoder %c, should be disabled\n",
1478 val
= I915_READ(PCH_LVDS
);
1479 I915_STATE_WARN(lvds_pipe_enabled(dev_priv
, pipe
, val
),
1480 "PCH LVDS enabled on transcoder %c, should be disabled\n",
1483 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMIB
);
1484 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMIC
);
1485 assert_pch_hdmi_disabled(dev_priv
, pipe
, PCH_HDMID
);
1488 static void _vlv_enable_pll(struct intel_crtc
*crtc
,
1489 const struct intel_crtc_state
*pipe_config
)
1491 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1492 enum pipe pipe
= crtc
->pipe
;
1494 I915_WRITE(DPLL(pipe
), pipe_config
->dpll_hw_state
.dpll
);
1495 POSTING_READ(DPLL(pipe
));
1498 if (intel_wait_for_register(dev_priv
,
1503 DRM_ERROR("DPLL %d failed to lock\n", pipe
);
1506 static void vlv_enable_pll(struct intel_crtc
*crtc
,
1507 const struct intel_crtc_state
*pipe_config
)
1509 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1510 enum pipe pipe
= crtc
->pipe
;
1512 assert_pipe_disabled(dev_priv
, pipe
);
1514 /* PLL is protected by panel, make sure we can write it */
1515 assert_panel_unlocked(dev_priv
, pipe
);
1517 if (pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
)
1518 _vlv_enable_pll(crtc
, pipe_config
);
1520 I915_WRITE(DPLL_MD(pipe
), pipe_config
->dpll_hw_state
.dpll_md
);
1521 POSTING_READ(DPLL_MD(pipe
));
1525 static void _chv_enable_pll(struct intel_crtc
*crtc
,
1526 const struct intel_crtc_state
*pipe_config
)
1528 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1529 enum pipe pipe
= crtc
->pipe
;
1530 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
1533 mutex_lock(&dev_priv
->sb_lock
);
1535 /* Enable back the 10bit clock to display controller */
1536 tmp
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
));
1537 tmp
|= DPIO_DCLKP_EN
;
1538 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
), tmp
);
1540 mutex_unlock(&dev_priv
->sb_lock
);
1543 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1548 I915_WRITE(DPLL(pipe
), pipe_config
->dpll_hw_state
.dpll
);
1550 /* Check PLL is locked */
1551 if (intel_wait_for_register(dev_priv
,
1552 DPLL(pipe
), DPLL_LOCK_VLV
, DPLL_LOCK_VLV
,
1554 DRM_ERROR("PLL %d failed to lock\n", pipe
);
1557 static void chv_enable_pll(struct intel_crtc
*crtc
,
1558 const struct intel_crtc_state
*pipe_config
)
1560 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1561 enum pipe pipe
= crtc
->pipe
;
1563 assert_pipe_disabled(dev_priv
, pipe
);
1565 /* PLL is protected by panel, make sure we can write it */
1566 assert_panel_unlocked(dev_priv
, pipe
);
1568 if (pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
)
1569 _chv_enable_pll(crtc
, pipe_config
);
1571 if (pipe
!= PIPE_A
) {
1573 * WaPixelRepeatModeFixForC0:chv
1575 * DPLLCMD is AWOL. Use chicken bits to propagate
1576 * the value from DPLLBMD to either pipe B or C.
1578 I915_WRITE(CBR4_VLV
, pipe
== PIPE_B
? CBR_DPLLBMD_PIPE_B
: CBR_DPLLBMD_PIPE_C
);
1579 I915_WRITE(DPLL_MD(PIPE_B
), pipe_config
->dpll_hw_state
.dpll_md
);
1580 I915_WRITE(CBR4_VLV
, 0);
1581 dev_priv
->chv_dpll_md
[pipe
] = pipe_config
->dpll_hw_state
.dpll_md
;
1584 * DPLLB VGA mode also seems to cause problems.
1585 * We should always have it disabled.
1587 WARN_ON((I915_READ(DPLL(PIPE_B
)) & DPLL_VGA_MODE_DIS
) == 0);
1589 I915_WRITE(DPLL_MD(pipe
), pipe_config
->dpll_hw_state
.dpll_md
);
1590 POSTING_READ(DPLL_MD(pipe
));
1594 static int intel_num_dvo_pipes(struct drm_i915_private
*dev_priv
)
1596 struct intel_crtc
*crtc
;
1599 for_each_intel_crtc(&dev_priv
->drm
, crtc
) {
1600 count
+= crtc
->base
.state
->active
&&
1601 intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_DVO
);
1607 static void i9xx_enable_pll(struct intel_crtc
*crtc
)
1609 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1610 i915_reg_t reg
= DPLL(crtc
->pipe
);
1611 u32 dpll
= crtc
->config
->dpll_hw_state
.dpll
;
1613 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
1615 /* PLL is protected by panel, make sure we can write it */
1616 if (IS_MOBILE(dev_priv
) && !IS_I830(dev_priv
))
1617 assert_panel_unlocked(dev_priv
, crtc
->pipe
);
1619 /* Enable DVO 2x clock on both PLLs if necessary */
1620 if (IS_I830(dev_priv
) && intel_num_dvo_pipes(dev_priv
) > 0) {
1622 * It appears to be important that we don't enable this
1623 * for the current pipe before otherwise configuring the
1624 * PLL. No idea how this should be handled if multiple
1625 * DVO outputs are enabled simultaneosly.
1627 dpll
|= DPLL_DVO_2X_MODE
;
1628 I915_WRITE(DPLL(!crtc
->pipe
),
1629 I915_READ(DPLL(!crtc
->pipe
)) | DPLL_DVO_2X_MODE
);
1633 * Apparently we need to have VGA mode enabled prior to changing
1634 * the P1/P2 dividers. Otherwise the DPLL will keep using the old
1635 * dividers, even though the register value does change.
1639 I915_WRITE(reg
, dpll
);
1641 /* Wait for the clocks to stabilize. */
1645 if (INTEL_GEN(dev_priv
) >= 4) {
1646 I915_WRITE(DPLL_MD(crtc
->pipe
),
1647 crtc
->config
->dpll_hw_state
.dpll_md
);
1649 /* The pixel multiplier can only be updated once the
1650 * DPLL is enabled and the clocks are stable.
1652 * So write it again.
1654 I915_WRITE(reg
, dpll
);
1657 /* We do this three times for luck */
1658 I915_WRITE(reg
, dpll
);
1660 udelay(150); /* wait for warmup */
1661 I915_WRITE(reg
, dpll
);
1663 udelay(150); /* wait for warmup */
1664 I915_WRITE(reg
, dpll
);
1666 udelay(150); /* wait for warmup */
1670 * i9xx_disable_pll - disable a PLL
1671 * @dev_priv: i915 private structure
1672 * @pipe: pipe PLL to disable
1674 * Disable the PLL for @pipe, making sure the pipe is off first.
1676 * Note! This is for pre-ILK only.
1678 static void i9xx_disable_pll(struct intel_crtc
*crtc
)
1680 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1681 enum pipe pipe
= crtc
->pipe
;
1683 /* Disable DVO 2x clock on both PLLs if necessary */
1684 if (IS_I830(dev_priv
) &&
1685 intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_DVO
) &&
1686 !intel_num_dvo_pipes(dev_priv
)) {
1687 I915_WRITE(DPLL(PIPE_B
),
1688 I915_READ(DPLL(PIPE_B
)) & ~DPLL_DVO_2X_MODE
);
1689 I915_WRITE(DPLL(PIPE_A
),
1690 I915_READ(DPLL(PIPE_A
)) & ~DPLL_DVO_2X_MODE
);
1693 /* Don't disable pipe or pipe PLLs if needed */
1694 if ((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
1695 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
1698 /* Make sure the pipe isn't still relying on us */
1699 assert_pipe_disabled(dev_priv
, pipe
);
1701 I915_WRITE(DPLL(pipe
), DPLL_VGA_MODE_DIS
);
1702 POSTING_READ(DPLL(pipe
));
1705 static void vlv_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1709 /* Make sure the pipe isn't still relying on us */
1710 assert_pipe_disabled(dev_priv
, pipe
);
1712 val
= DPLL_INTEGRATED_REF_CLK_VLV
|
1713 DPLL_REF_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
;
1715 val
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
1717 I915_WRITE(DPLL(pipe
), val
);
1718 POSTING_READ(DPLL(pipe
));
1721 static void chv_disable_pll(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
1723 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
1726 /* Make sure the pipe isn't still relying on us */
1727 assert_pipe_disabled(dev_priv
, pipe
);
1729 val
= DPLL_SSC_REF_CLK_CHV
|
1730 DPLL_REF_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
;
1732 val
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
1734 I915_WRITE(DPLL(pipe
), val
);
1735 POSTING_READ(DPLL(pipe
));
1737 mutex_lock(&dev_priv
->sb_lock
);
1739 /* Disable 10bit clock to display controller */
1740 val
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
));
1741 val
&= ~DPIO_DCLKP_EN
;
1742 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
), val
);
1744 mutex_unlock(&dev_priv
->sb_lock
);
1747 void vlv_wait_port_ready(struct drm_i915_private
*dev_priv
,
1748 struct intel_digital_port
*dport
,
1749 unsigned int expected_mask
)
1752 i915_reg_t dpll_reg
;
1754 switch (dport
->port
) {
1756 port_mask
= DPLL_PORTB_READY_MASK
;
1760 port_mask
= DPLL_PORTC_READY_MASK
;
1762 expected_mask
<<= 4;
1765 port_mask
= DPLL_PORTD_READY_MASK
;
1766 dpll_reg
= DPIO_PHY_STATUS
;
1772 if (intel_wait_for_register(dev_priv
,
1773 dpll_reg
, port_mask
, expected_mask
,
1775 WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n",
1776 port_name(dport
->port
), I915_READ(dpll_reg
) & port_mask
, expected_mask
);
1779 static void ironlake_enable_pch_transcoder(struct drm_i915_private
*dev_priv
,
1782 struct intel_crtc
*intel_crtc
= intel_get_crtc_for_pipe(dev_priv
,
1785 uint32_t val
, pipeconf_val
;
1787 /* Make sure PCH DPLL is enabled */
1788 assert_shared_dpll_enabled(dev_priv
, intel_crtc
->config
->shared_dpll
);
1790 /* FDI must be feeding us bits for PCH ports */
1791 assert_fdi_tx_enabled(dev_priv
, pipe
);
1792 assert_fdi_rx_enabled(dev_priv
, pipe
);
1794 if (HAS_PCH_CPT(dev_priv
)) {
1795 /* Workaround: Set the timing override bit before enabling the
1796 * pch transcoder. */
1797 reg
= TRANS_CHICKEN2(pipe
);
1798 val
= I915_READ(reg
);
1799 val
|= TRANS_CHICKEN2_TIMING_OVERRIDE
;
1800 I915_WRITE(reg
, val
);
1803 reg
= PCH_TRANSCONF(pipe
);
1804 val
= I915_READ(reg
);
1805 pipeconf_val
= I915_READ(PIPECONF(pipe
));
1807 if (HAS_PCH_IBX(dev_priv
)) {
1809 * Make the BPC in transcoder be consistent with
1810 * that in pipeconf reg. For HDMI we must use 8bpc
1811 * here for both 8bpc and 12bpc.
1813 val
&= ~PIPECONF_BPC_MASK
;
1814 if (intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_HDMI
))
1815 val
|= PIPECONF_8BPC
;
1817 val
|= pipeconf_val
& PIPECONF_BPC_MASK
;
1820 val
&= ~TRANS_INTERLACE_MASK
;
1821 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK
) == PIPECONF_INTERLACED_ILK
)
1822 if (HAS_PCH_IBX(dev_priv
) &&
1823 intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_SDVO
))
1824 val
|= TRANS_LEGACY_INTERLACED_ILK
;
1826 val
|= TRANS_INTERLACED
;
1828 val
|= TRANS_PROGRESSIVE
;
1830 I915_WRITE(reg
, val
| TRANS_ENABLE
);
1831 if (intel_wait_for_register(dev_priv
,
1832 reg
, TRANS_STATE_ENABLE
, TRANS_STATE_ENABLE
,
1834 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe
));
1837 static void lpt_enable_pch_transcoder(struct drm_i915_private
*dev_priv
,
1838 enum transcoder cpu_transcoder
)
1840 u32 val
, pipeconf_val
;
1842 /* FDI must be feeding us bits for PCH ports */
1843 assert_fdi_tx_enabled(dev_priv
, (enum pipe
) cpu_transcoder
);
1844 assert_fdi_rx_enabled(dev_priv
, TRANSCODER_A
);
1846 /* Workaround: set timing override bit. */
1847 val
= I915_READ(TRANS_CHICKEN2(PIPE_A
));
1848 val
|= TRANS_CHICKEN2_TIMING_OVERRIDE
;
1849 I915_WRITE(TRANS_CHICKEN2(PIPE_A
), val
);
1852 pipeconf_val
= I915_READ(PIPECONF(cpu_transcoder
));
1854 if ((pipeconf_val
& PIPECONF_INTERLACE_MASK_HSW
) ==
1855 PIPECONF_INTERLACED_ILK
)
1856 val
|= TRANS_INTERLACED
;
1858 val
|= TRANS_PROGRESSIVE
;
1860 I915_WRITE(LPT_TRANSCONF
, val
);
1861 if (intel_wait_for_register(dev_priv
,
1866 DRM_ERROR("Failed to enable PCH transcoder\n");
1869 static void ironlake_disable_pch_transcoder(struct drm_i915_private
*dev_priv
,
1875 /* FDI relies on the transcoder */
1876 assert_fdi_tx_disabled(dev_priv
, pipe
);
1877 assert_fdi_rx_disabled(dev_priv
, pipe
);
1879 /* Ports must be off as well */
1880 assert_pch_ports_disabled(dev_priv
, pipe
);
1882 reg
= PCH_TRANSCONF(pipe
);
1883 val
= I915_READ(reg
);
1884 val
&= ~TRANS_ENABLE
;
1885 I915_WRITE(reg
, val
);
1886 /* wait for PCH transcoder off, transcoder state */
1887 if (intel_wait_for_register(dev_priv
,
1888 reg
, TRANS_STATE_ENABLE
, 0,
1890 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe
));
1892 if (HAS_PCH_CPT(dev_priv
)) {
1893 /* Workaround: Clear the timing override chicken bit again. */
1894 reg
= TRANS_CHICKEN2(pipe
);
1895 val
= I915_READ(reg
);
1896 val
&= ~TRANS_CHICKEN2_TIMING_OVERRIDE
;
1897 I915_WRITE(reg
, val
);
1901 void lpt_disable_pch_transcoder(struct drm_i915_private
*dev_priv
)
1905 val
= I915_READ(LPT_TRANSCONF
);
1906 val
&= ~TRANS_ENABLE
;
1907 I915_WRITE(LPT_TRANSCONF
, val
);
1908 /* wait for PCH transcoder off, transcoder state */
1909 if (intel_wait_for_register(dev_priv
,
1910 LPT_TRANSCONF
, TRANS_STATE_ENABLE
, 0,
1912 DRM_ERROR("Failed to disable PCH transcoder\n");
1914 /* Workaround: clear timing override bit. */
1915 val
= I915_READ(TRANS_CHICKEN2(PIPE_A
));
1916 val
&= ~TRANS_CHICKEN2_TIMING_OVERRIDE
;
1917 I915_WRITE(TRANS_CHICKEN2(PIPE_A
), val
);
1920 enum transcoder
intel_crtc_pch_transcoder(struct intel_crtc
*crtc
)
1922 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
1924 WARN_ON(!crtc
->config
->has_pch_encoder
);
1926 if (HAS_PCH_LPT(dev_priv
))
1927 return TRANSCODER_A
;
1929 return (enum transcoder
) crtc
->pipe
;
1933 * intel_enable_pipe - enable a pipe, asserting requirements
1934 * @crtc: crtc responsible for the pipe
1936 * Enable @crtc's pipe, making sure that various hardware specific requirements
1937 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1939 static void intel_enable_pipe(struct intel_crtc
*crtc
)
1941 struct drm_device
*dev
= crtc
->base
.dev
;
1942 struct drm_i915_private
*dev_priv
= to_i915(dev
);
1943 enum pipe pipe
= crtc
->pipe
;
1944 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
1948 DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe
));
1950 assert_planes_disabled(dev_priv
, pipe
);
1951 assert_cursor_disabled(dev_priv
, pipe
);
1952 assert_sprites_disabled(dev_priv
, pipe
);
1955 * A pipe without a PLL won't actually be able to drive bits from
1956 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1959 if (HAS_GMCH_DISPLAY(dev_priv
)) {
1960 if (intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_DSI
))
1961 assert_dsi_pll_enabled(dev_priv
);
1963 assert_pll_enabled(dev_priv
, pipe
);
1965 if (crtc
->config
->has_pch_encoder
) {
1966 /* if driving the PCH, we need FDI enabled */
1967 assert_fdi_rx_pll_enabled(dev_priv
,
1968 (enum pipe
) intel_crtc_pch_transcoder(crtc
));
1969 assert_fdi_tx_pll_enabled(dev_priv
,
1970 (enum pipe
) cpu_transcoder
);
1972 /* FIXME: assert CPU port conditions for SNB+ */
1975 reg
= PIPECONF(cpu_transcoder
);
1976 val
= I915_READ(reg
);
1977 if (val
& PIPECONF_ENABLE
) {
1978 WARN_ON(!((pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
1979 (pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
)));
1983 I915_WRITE(reg
, val
| PIPECONF_ENABLE
);
1987 * Until the pipe starts DSL will read as 0, which would cause
1988 * an apparent vblank timestamp jump, which messes up also the
1989 * frame count when it's derived from the timestamps. So let's
1990 * wait for the pipe to start properly before we call
1991 * drm_crtc_vblank_on()
1993 if (dev
->max_vblank_count
== 0 &&
1994 wait_for(intel_get_crtc_scanline(crtc
) != crtc
->scanline_offset
, 50))
1995 DRM_ERROR("pipe %c didn't start\n", pipe_name(pipe
));
1999 * intel_disable_pipe - disable a pipe, asserting requirements
2000 * @crtc: crtc whose pipes is to be disabled
2002 * Disable the pipe of @crtc, making sure that various hardware
2003 * specific requirements are met, if applicable, e.g. plane
2004 * disabled, panel fitter off, etc.
2006 * Will wait until the pipe has shut down before returning.
2008 static void intel_disable_pipe(struct intel_crtc
*crtc
)
2010 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
2011 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
2012 enum pipe pipe
= crtc
->pipe
;
2016 DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe
));
2019 * Make sure planes won't keep trying to pump pixels to us,
2020 * or we might hang the display.
2022 assert_planes_disabled(dev_priv
, pipe
);
2023 assert_cursor_disabled(dev_priv
, pipe
);
2024 assert_sprites_disabled(dev_priv
, pipe
);
2026 reg
= PIPECONF(cpu_transcoder
);
2027 val
= I915_READ(reg
);
2028 if ((val
& PIPECONF_ENABLE
) == 0)
2032 * Double wide has implications for planes
2033 * so best keep it disabled when not needed.
2035 if (crtc
->config
->double_wide
)
2036 val
&= ~PIPECONF_DOUBLE_WIDE
;
2038 /* Don't disable pipe or pipe PLLs if needed */
2039 if (!(pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) &&
2040 !(pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
2041 val
&= ~PIPECONF_ENABLE
;
2043 I915_WRITE(reg
, val
);
2044 if ((val
& PIPECONF_ENABLE
) == 0)
2045 intel_wait_for_pipe_off(crtc
);
2048 static unsigned int intel_tile_size(const struct drm_i915_private
*dev_priv
)
2050 return IS_GEN2(dev_priv
) ? 2048 : 4096;
2053 static unsigned int intel_tile_width_bytes(const struct drm_i915_private
*dev_priv
,
2054 uint64_t fb_modifier
, unsigned int cpp
)
2056 switch (fb_modifier
) {
2057 case DRM_FORMAT_MOD_NONE
:
2059 case I915_FORMAT_MOD_X_TILED
:
2060 if (IS_GEN2(dev_priv
))
2064 case I915_FORMAT_MOD_Y_TILED
:
2065 if (IS_GEN2(dev_priv
) || HAS_128_BYTE_Y_TILING(dev_priv
))
2069 case I915_FORMAT_MOD_Yf_TILED
:
2085 MISSING_CASE(fb_modifier
);
2090 unsigned int intel_tile_height(const struct drm_i915_private
*dev_priv
,
2091 uint64_t fb_modifier
, unsigned int cpp
)
2093 if (fb_modifier
== DRM_FORMAT_MOD_NONE
)
2096 return intel_tile_size(dev_priv
) /
2097 intel_tile_width_bytes(dev_priv
, fb_modifier
, cpp
);
2100 /* Return the tile dimensions in pixel units */
2101 static void intel_tile_dims(const struct drm_i915_private
*dev_priv
,
2102 unsigned int *tile_width
,
2103 unsigned int *tile_height
,
2104 uint64_t fb_modifier
,
2107 unsigned int tile_width_bytes
=
2108 intel_tile_width_bytes(dev_priv
, fb_modifier
, cpp
);
2110 *tile_width
= tile_width_bytes
/ cpp
;
2111 *tile_height
= intel_tile_size(dev_priv
) / tile_width_bytes
;
2115 intel_fb_align_height(struct drm_device
*dev
, unsigned int height
,
2116 uint32_t pixel_format
, uint64_t fb_modifier
)
2118 unsigned int cpp
= drm_format_plane_cpp(pixel_format
, 0);
2119 unsigned int tile_height
= intel_tile_height(to_i915(dev
), fb_modifier
, cpp
);
2121 return ALIGN(height
, tile_height
);
2124 unsigned int intel_rotation_info_size(const struct intel_rotation_info
*rot_info
)
2126 unsigned int size
= 0;
2129 for (i
= 0 ; i
< ARRAY_SIZE(rot_info
->plane
); i
++)
2130 size
+= rot_info
->plane
[i
].width
* rot_info
->plane
[i
].height
;
2136 intel_fill_fb_ggtt_view(struct i915_ggtt_view
*view
,
2137 const struct drm_framebuffer
*fb
,
2138 unsigned int rotation
)
2140 if (drm_rotation_90_or_270(rotation
)) {
2141 *view
= i915_ggtt_view_rotated
;
2142 view
->params
.rotated
= to_intel_framebuffer(fb
)->rot_info
;
2144 *view
= i915_ggtt_view_normal
;
2148 static unsigned int intel_linear_alignment(const struct drm_i915_private
*dev_priv
)
2150 if (INTEL_INFO(dev_priv
)->gen
>= 9)
2152 else if (IS_BROADWATER(dev_priv
) || IS_CRESTLINE(dev_priv
) ||
2153 IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
2155 else if (INTEL_INFO(dev_priv
)->gen
>= 4)
2161 static unsigned int intel_surf_alignment(const struct drm_i915_private
*dev_priv
,
2162 uint64_t fb_modifier
)
2164 switch (fb_modifier
) {
2165 case DRM_FORMAT_MOD_NONE
:
2166 return intel_linear_alignment(dev_priv
);
2167 case I915_FORMAT_MOD_X_TILED
:
2168 if (INTEL_INFO(dev_priv
)->gen
>= 9)
2171 case I915_FORMAT_MOD_Y_TILED
:
2172 case I915_FORMAT_MOD_Yf_TILED
:
2173 return 1 * 1024 * 1024;
2175 MISSING_CASE(fb_modifier
);
2181 intel_pin_and_fence_fb_obj(struct drm_framebuffer
*fb
, unsigned int rotation
)
2183 struct drm_device
*dev
= fb
->dev
;
2184 struct drm_i915_private
*dev_priv
= to_i915(dev
);
2185 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
2186 struct i915_ggtt_view view
;
2187 struct i915_vma
*vma
;
2190 WARN_ON(!mutex_is_locked(&dev
->struct_mutex
));
2192 alignment
= intel_surf_alignment(dev_priv
, fb
->modifier
[0]);
2194 intel_fill_fb_ggtt_view(&view
, fb
, rotation
);
2196 /* Note that the w/a also requires 64 PTE of padding following the
2197 * bo. We currently fill all unused PTE with the shadow page and so
2198 * we should always have valid PTE following the scanout preventing
2201 if (intel_scanout_needs_vtd_wa(dev_priv
) && alignment
< 256 * 1024)
2202 alignment
= 256 * 1024;
2205 * Global gtt pte registers are special registers which actually forward
2206 * writes to a chunk of system memory. Which means that there is no risk
2207 * that the register values disappear as soon as we call
2208 * intel_runtime_pm_put(), so it is correct to wrap only the
2209 * pin/unpin/fence and not more.
2211 intel_runtime_pm_get(dev_priv
);
2213 vma
= i915_gem_object_pin_to_display_plane(obj
, alignment
, &view
);
2217 if (i915_vma_is_map_and_fenceable(vma
)) {
2218 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2219 * fence, whereas 965+ only requires a fence if using
2220 * framebuffer compression. For simplicity, we always, when
2221 * possible, install a fence as the cost is not that onerous.
2223 * If we fail to fence the tiled scanout, then either the
2224 * modeset will reject the change (which is highly unlikely as
2225 * the affected systems, all but one, do not have unmappable
2226 * space) or we will not be able to enable full powersaving
2227 * techniques (also likely not to apply due to various limits
2228 * FBC and the like impose on the size of the buffer, which
2229 * presumably we violated anyway with this unmappable buffer).
2230 * Anyway, it is presumably better to stumble onwards with
2231 * something and try to run the system in a "less than optimal"
2232 * mode that matches the user configuration.
2234 if (i915_vma_get_fence(vma
) == 0)
2235 i915_vma_pin_fence(vma
);
2239 intel_runtime_pm_put(dev_priv
);
2243 void intel_unpin_fb_obj(struct drm_framebuffer
*fb
, unsigned int rotation
)
2245 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
2246 struct i915_ggtt_view view
;
2247 struct i915_vma
*vma
;
2249 WARN_ON(!mutex_is_locked(&obj
->base
.dev
->struct_mutex
));
2251 intel_fill_fb_ggtt_view(&view
, fb
, rotation
);
2252 vma
= i915_gem_object_to_ggtt(obj
, &view
);
2254 i915_vma_unpin_fence(vma
);
2255 i915_gem_object_unpin_from_display_plane(vma
);
2258 static int intel_fb_pitch(const struct drm_framebuffer
*fb
, int plane
,
2259 unsigned int rotation
)
2261 if (drm_rotation_90_or_270(rotation
))
2262 return to_intel_framebuffer(fb
)->rotated
[plane
].pitch
;
2264 return fb
->pitches
[plane
];
2268 * Convert the x/y offsets into a linear offset.
2269 * Only valid with 0/180 degree rotation, which is fine since linear
2270 * offset is only used with linear buffers on pre-hsw and tiled buffers
2271 * with gen2/3, and 90/270 degree rotations isn't supported on any of them.
2273 u32
intel_fb_xy_to_linear(int x
, int y
,
2274 const struct intel_plane_state
*state
,
2277 const struct drm_framebuffer
*fb
= state
->base
.fb
;
2278 unsigned int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
2279 unsigned int pitch
= fb
->pitches
[plane
];
2281 return y
* pitch
+ x
* cpp
;
2285 * Add the x/y offsets derived from fb->offsets[] to the user
2286 * specified plane src x/y offsets. The resulting x/y offsets
2287 * specify the start of scanout from the beginning of the gtt mapping.
2289 void intel_add_fb_offsets(int *x
, int *y
,
2290 const struct intel_plane_state
*state
,
2294 const struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(state
->base
.fb
);
2295 unsigned int rotation
= state
->base
.rotation
;
2297 if (drm_rotation_90_or_270(rotation
)) {
2298 *x
+= intel_fb
->rotated
[plane
].x
;
2299 *y
+= intel_fb
->rotated
[plane
].y
;
2301 *x
+= intel_fb
->normal
[plane
].x
;
2302 *y
+= intel_fb
->normal
[plane
].y
;
2307 * Input tile dimensions and pitch must already be
2308 * rotated to match x and y, and in pixel units.
2310 static u32
_intel_adjust_tile_offset(int *x
, int *y
,
2311 unsigned int tile_width
,
2312 unsigned int tile_height
,
2313 unsigned int tile_size
,
2314 unsigned int pitch_tiles
,
2318 unsigned int pitch_pixels
= pitch_tiles
* tile_width
;
2321 WARN_ON(old_offset
& (tile_size
- 1));
2322 WARN_ON(new_offset
& (tile_size
- 1));
2323 WARN_ON(new_offset
> old_offset
);
2325 tiles
= (old_offset
- new_offset
) / tile_size
;
2327 *y
+= tiles
/ pitch_tiles
* tile_height
;
2328 *x
+= tiles
% pitch_tiles
* tile_width
;
2330 /* minimize x in case it got needlessly big */
2331 *y
+= *x
/ pitch_pixels
* tile_height
;
2338 * Adjust the tile offset by moving the difference into
2341 static u32
intel_adjust_tile_offset(int *x
, int *y
,
2342 const struct intel_plane_state
*state
, int plane
,
2343 u32 old_offset
, u32 new_offset
)
2345 const struct drm_i915_private
*dev_priv
= to_i915(state
->base
.plane
->dev
);
2346 const struct drm_framebuffer
*fb
= state
->base
.fb
;
2347 unsigned int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
2348 unsigned int rotation
= state
->base
.rotation
;
2349 unsigned int pitch
= intel_fb_pitch(fb
, plane
, rotation
);
2351 WARN_ON(new_offset
> old_offset
);
2353 if (fb
->modifier
[plane
] != DRM_FORMAT_MOD_NONE
) {
2354 unsigned int tile_size
, tile_width
, tile_height
;
2355 unsigned int pitch_tiles
;
2357 tile_size
= intel_tile_size(dev_priv
);
2358 intel_tile_dims(dev_priv
, &tile_width
, &tile_height
,
2359 fb
->modifier
[plane
], cpp
);
2361 if (drm_rotation_90_or_270(rotation
)) {
2362 pitch_tiles
= pitch
/ tile_height
;
2363 swap(tile_width
, tile_height
);
2365 pitch_tiles
= pitch
/ (tile_width
* cpp
);
2368 _intel_adjust_tile_offset(x
, y
, tile_width
, tile_height
,
2369 tile_size
, pitch_tiles
,
2370 old_offset
, new_offset
);
2372 old_offset
+= *y
* pitch
+ *x
* cpp
;
2374 *y
= (old_offset
- new_offset
) / pitch
;
2375 *x
= ((old_offset
- new_offset
) - *y
* pitch
) / cpp
;
2382 * Computes the linear offset to the base tile and adjusts
2383 * x, y. bytes per pixel is assumed to be a power-of-two.
2385 * In the 90/270 rotated case, x and y are assumed
2386 * to be already rotated to match the rotated GTT view, and
2387 * pitch is the tile_height aligned framebuffer height.
2389 * This function is used when computing the derived information
2390 * under intel_framebuffer, so using any of that information
2391 * here is not allowed. Anything under drm_framebuffer can be
2392 * used. This is why the user has to pass in the pitch since it
2393 * is specified in the rotated orientation.
2395 static u32
_intel_compute_tile_offset(const struct drm_i915_private
*dev_priv
,
2397 const struct drm_framebuffer
*fb
, int plane
,
2399 unsigned int rotation
,
2402 uint64_t fb_modifier
= fb
->modifier
[plane
];
2403 unsigned int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
2404 u32 offset
, offset_aligned
;
2409 if (fb_modifier
!= DRM_FORMAT_MOD_NONE
) {
2410 unsigned int tile_size
, tile_width
, tile_height
;
2411 unsigned int tile_rows
, tiles
, pitch_tiles
;
2413 tile_size
= intel_tile_size(dev_priv
);
2414 intel_tile_dims(dev_priv
, &tile_width
, &tile_height
,
2417 if (drm_rotation_90_or_270(rotation
)) {
2418 pitch_tiles
= pitch
/ tile_height
;
2419 swap(tile_width
, tile_height
);
2421 pitch_tiles
= pitch
/ (tile_width
* cpp
);
2424 tile_rows
= *y
/ tile_height
;
2427 tiles
= *x
/ tile_width
;
2430 offset
= (tile_rows
* pitch_tiles
+ tiles
) * tile_size
;
2431 offset_aligned
= offset
& ~alignment
;
2433 _intel_adjust_tile_offset(x
, y
, tile_width
, tile_height
,
2434 tile_size
, pitch_tiles
,
2435 offset
, offset_aligned
);
2437 offset
= *y
* pitch
+ *x
* cpp
;
2438 offset_aligned
= offset
& ~alignment
;
2440 *y
= (offset
& alignment
) / pitch
;
2441 *x
= ((offset
& alignment
) - *y
* pitch
) / cpp
;
2444 return offset_aligned
;
2447 u32
intel_compute_tile_offset(int *x
, int *y
,
2448 const struct intel_plane_state
*state
,
2451 const struct drm_i915_private
*dev_priv
= to_i915(state
->base
.plane
->dev
);
2452 const struct drm_framebuffer
*fb
= state
->base
.fb
;
2453 unsigned int rotation
= state
->base
.rotation
;
2454 int pitch
= intel_fb_pitch(fb
, plane
, rotation
);
2457 /* AUX_DIST needs only 4K alignment */
2458 if (fb
->pixel_format
== DRM_FORMAT_NV12
&& plane
== 1)
2461 alignment
= intel_surf_alignment(dev_priv
, fb
->modifier
[plane
]);
2463 return _intel_compute_tile_offset(dev_priv
, x
, y
, fb
, plane
, pitch
,
2464 rotation
, alignment
);
2467 /* Convert the fb->offset[] linear offset into x/y offsets */
2468 static void intel_fb_offset_to_xy(int *x
, int *y
,
2469 const struct drm_framebuffer
*fb
, int plane
)
2471 unsigned int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
2472 unsigned int pitch
= fb
->pitches
[plane
];
2473 u32 linear_offset
= fb
->offsets
[plane
];
2475 *y
= linear_offset
/ pitch
;
2476 *x
= linear_offset
% pitch
/ cpp
;
2479 static unsigned int intel_fb_modifier_to_tiling(uint64_t fb_modifier
)
2481 switch (fb_modifier
) {
2482 case I915_FORMAT_MOD_X_TILED
:
2483 return I915_TILING_X
;
2484 case I915_FORMAT_MOD_Y_TILED
:
2485 return I915_TILING_Y
;
2487 return I915_TILING_NONE
;
2492 intel_fill_fb_info(struct drm_i915_private
*dev_priv
,
2493 struct drm_framebuffer
*fb
)
2495 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
2496 struct intel_rotation_info
*rot_info
= &intel_fb
->rot_info
;
2497 u32 gtt_offset_rotated
= 0;
2498 unsigned int max_size
= 0;
2499 uint32_t format
= fb
->pixel_format
;
2500 int i
, num_planes
= drm_format_num_planes(format
);
2501 unsigned int tile_size
= intel_tile_size(dev_priv
);
2503 for (i
= 0; i
< num_planes
; i
++) {
2504 unsigned int width
, height
;
2505 unsigned int cpp
, size
;
2509 cpp
= drm_format_plane_cpp(format
, i
);
2510 width
= drm_format_plane_width(fb
->width
, format
, i
);
2511 height
= drm_format_plane_height(fb
->height
, format
, i
);
2513 intel_fb_offset_to_xy(&x
, &y
, fb
, i
);
2516 * The fence (if used) is aligned to the start of the object
2517 * so having the framebuffer wrap around across the edge of the
2518 * fenced region doesn't really work. We have no API to configure
2519 * the fence start offset within the object (nor could we probably
2520 * on gen2/3). So it's just easier if we just require that the
2521 * fb layout agrees with the fence layout. We already check that the
2522 * fb stride matches the fence stride elsewhere.
2524 if (i915_gem_object_is_tiled(intel_fb
->obj
) &&
2525 (x
+ width
) * cpp
> fb
->pitches
[i
]) {
2526 DRM_DEBUG("bad fb plane %d offset: 0x%x\n",
2532 * First pixel of the framebuffer from
2533 * the start of the normal gtt mapping.
2535 intel_fb
->normal
[i
].x
= x
;
2536 intel_fb
->normal
[i
].y
= y
;
2538 offset
= _intel_compute_tile_offset(dev_priv
, &x
, &y
,
2539 fb
, 0, fb
->pitches
[i
],
2540 DRM_ROTATE_0
, tile_size
);
2541 offset
/= tile_size
;
2543 if (fb
->modifier
[i
] != DRM_FORMAT_MOD_NONE
) {
2544 unsigned int tile_width
, tile_height
;
2545 unsigned int pitch_tiles
;
2548 intel_tile_dims(dev_priv
, &tile_width
, &tile_height
,
2549 fb
->modifier
[i
], cpp
);
2551 rot_info
->plane
[i
].offset
= offset
;
2552 rot_info
->plane
[i
].stride
= DIV_ROUND_UP(fb
->pitches
[i
], tile_width
* cpp
);
2553 rot_info
->plane
[i
].width
= DIV_ROUND_UP(x
+ width
, tile_width
);
2554 rot_info
->plane
[i
].height
= DIV_ROUND_UP(y
+ height
, tile_height
);
2556 intel_fb
->rotated
[i
].pitch
=
2557 rot_info
->plane
[i
].height
* tile_height
;
2559 /* how many tiles does this plane need */
2560 size
= rot_info
->plane
[i
].stride
* rot_info
->plane
[i
].height
;
2562 * If the plane isn't horizontally tile aligned,
2563 * we need one more tile.
2568 /* rotate the x/y offsets to match the GTT view */
2574 rot_info
->plane
[i
].width
* tile_width
,
2575 rot_info
->plane
[i
].height
* tile_height
,
2580 /* rotate the tile dimensions to match the GTT view */
2581 pitch_tiles
= intel_fb
->rotated
[i
].pitch
/ tile_height
;
2582 swap(tile_width
, tile_height
);
2585 * We only keep the x/y offsets, so push all of the
2586 * gtt offset into the x/y offsets.
2588 _intel_adjust_tile_offset(&x
, &y
, tile_size
,
2589 tile_width
, tile_height
, pitch_tiles
,
2590 gtt_offset_rotated
* tile_size
, 0);
2592 gtt_offset_rotated
+= rot_info
->plane
[i
].width
* rot_info
->plane
[i
].height
;
2595 * First pixel of the framebuffer from
2596 * the start of the rotated gtt mapping.
2598 intel_fb
->rotated
[i
].x
= x
;
2599 intel_fb
->rotated
[i
].y
= y
;
2601 size
= DIV_ROUND_UP((y
+ height
) * fb
->pitches
[i
] +
2602 x
* cpp
, tile_size
);
2605 /* how many tiles in total needed in the bo */
2606 max_size
= max(max_size
, offset
+ size
);
2609 if (max_size
* tile_size
> to_intel_framebuffer(fb
)->obj
->base
.size
) {
2610 DRM_DEBUG("fb too big for bo (need %u bytes, have %zu bytes)\n",
2611 max_size
* tile_size
, to_intel_framebuffer(fb
)->obj
->base
.size
);
2618 static int i9xx_format_to_fourcc(int format
)
2621 case DISPPLANE_8BPP
:
2622 return DRM_FORMAT_C8
;
2623 case DISPPLANE_BGRX555
:
2624 return DRM_FORMAT_XRGB1555
;
2625 case DISPPLANE_BGRX565
:
2626 return DRM_FORMAT_RGB565
;
2628 case DISPPLANE_BGRX888
:
2629 return DRM_FORMAT_XRGB8888
;
2630 case DISPPLANE_RGBX888
:
2631 return DRM_FORMAT_XBGR8888
;
2632 case DISPPLANE_BGRX101010
:
2633 return DRM_FORMAT_XRGB2101010
;
2634 case DISPPLANE_RGBX101010
:
2635 return DRM_FORMAT_XBGR2101010
;
2639 static int skl_format_to_fourcc(int format
, bool rgb_order
, bool alpha
)
2642 case PLANE_CTL_FORMAT_RGB_565
:
2643 return DRM_FORMAT_RGB565
;
2645 case PLANE_CTL_FORMAT_XRGB_8888
:
2648 return DRM_FORMAT_ABGR8888
;
2650 return DRM_FORMAT_XBGR8888
;
2653 return DRM_FORMAT_ARGB8888
;
2655 return DRM_FORMAT_XRGB8888
;
2657 case PLANE_CTL_FORMAT_XRGB_2101010
:
2659 return DRM_FORMAT_XBGR2101010
;
2661 return DRM_FORMAT_XRGB2101010
;
2666 intel_alloc_initial_plane_obj(struct intel_crtc
*crtc
,
2667 struct intel_initial_plane_config
*plane_config
)
2669 struct drm_device
*dev
= crtc
->base
.dev
;
2670 struct drm_i915_private
*dev_priv
= to_i915(dev
);
2671 struct i915_ggtt
*ggtt
= &dev_priv
->ggtt
;
2672 struct drm_i915_gem_object
*obj
= NULL
;
2673 struct drm_mode_fb_cmd2 mode_cmd
= { 0 };
2674 struct drm_framebuffer
*fb
= &plane_config
->fb
->base
;
2675 u32 base_aligned
= round_down(plane_config
->base
, PAGE_SIZE
);
2676 u32 size_aligned
= round_up(plane_config
->base
+ plane_config
->size
,
2679 size_aligned
-= base_aligned
;
2681 if (plane_config
->size
== 0)
2684 /* If the FB is too big, just don't use it since fbdev is not very
2685 * important and we should probably use that space with FBC or other
2687 if (size_aligned
* 2 > ggtt
->stolen_usable_size
)
2690 mutex_lock(&dev
->struct_mutex
);
2692 obj
= i915_gem_object_create_stolen_for_preallocated(dev
,
2697 mutex_unlock(&dev
->struct_mutex
);
2701 if (plane_config
->tiling
== I915_TILING_X
)
2702 obj
->tiling_and_stride
= fb
->pitches
[0] | I915_TILING_X
;
2704 mode_cmd
.pixel_format
= fb
->pixel_format
;
2705 mode_cmd
.width
= fb
->width
;
2706 mode_cmd
.height
= fb
->height
;
2707 mode_cmd
.pitches
[0] = fb
->pitches
[0];
2708 mode_cmd
.modifier
[0] = fb
->modifier
[0];
2709 mode_cmd
.flags
= DRM_MODE_FB_MODIFIERS
;
2711 if (intel_framebuffer_init(dev
, to_intel_framebuffer(fb
),
2713 DRM_DEBUG_KMS("intel fb init failed\n");
2717 mutex_unlock(&dev
->struct_mutex
);
2719 DRM_DEBUG_KMS("initial plane fb obj %p\n", obj
);
2723 i915_gem_object_put(obj
);
2724 mutex_unlock(&dev
->struct_mutex
);
2728 /* Update plane->state->fb to match plane->fb after driver-internal updates */
2730 update_state_fb(struct drm_plane
*plane
)
2732 if (plane
->fb
== plane
->state
->fb
)
2735 if (plane
->state
->fb
)
2736 drm_framebuffer_unreference(plane
->state
->fb
);
2737 plane
->state
->fb
= plane
->fb
;
2738 if (plane
->state
->fb
)
2739 drm_framebuffer_reference(plane
->state
->fb
);
2743 intel_find_initial_plane_obj(struct intel_crtc
*intel_crtc
,
2744 struct intel_initial_plane_config
*plane_config
)
2746 struct drm_device
*dev
= intel_crtc
->base
.dev
;
2747 struct drm_i915_private
*dev_priv
= to_i915(dev
);
2749 struct intel_crtc
*i
;
2750 struct drm_i915_gem_object
*obj
;
2751 struct drm_plane
*primary
= intel_crtc
->base
.primary
;
2752 struct drm_plane_state
*plane_state
= primary
->state
;
2753 struct drm_crtc_state
*crtc_state
= intel_crtc
->base
.state
;
2754 struct intel_plane
*intel_plane
= to_intel_plane(primary
);
2755 struct intel_plane_state
*intel_state
=
2756 to_intel_plane_state(plane_state
);
2757 struct drm_framebuffer
*fb
;
2759 if (!plane_config
->fb
)
2762 if (intel_alloc_initial_plane_obj(intel_crtc
, plane_config
)) {
2763 fb
= &plane_config
->fb
->base
;
2767 kfree(plane_config
->fb
);
2770 * Failed to alloc the obj, check to see if we should share
2771 * an fb with another CRTC instead
2773 for_each_crtc(dev
, c
) {
2774 i
= to_intel_crtc(c
);
2776 if (c
== &intel_crtc
->base
)
2782 fb
= c
->primary
->fb
;
2786 obj
= intel_fb_obj(fb
);
2787 if (i915_gem_object_ggtt_offset(obj
, NULL
) == plane_config
->base
) {
2788 drm_framebuffer_reference(fb
);
2794 * We've failed to reconstruct the BIOS FB. Current display state
2795 * indicates that the primary plane is visible, but has a NULL FB,
2796 * which will lead to problems later if we don't fix it up. The
2797 * simplest solution is to just disable the primary plane now and
2798 * pretend the BIOS never had it enabled.
2800 to_intel_plane_state(plane_state
)->base
.visible
= false;
2801 crtc_state
->plane_mask
&= ~(1 << drm_plane_index(primary
));
2802 intel_pre_disable_primary_noatomic(&intel_crtc
->base
);
2803 intel_plane
->disable_plane(primary
, &intel_crtc
->base
);
2808 plane_state
->src_x
= 0;
2809 plane_state
->src_y
= 0;
2810 plane_state
->src_w
= fb
->width
<< 16;
2811 plane_state
->src_h
= fb
->height
<< 16;
2813 plane_state
->crtc_x
= 0;
2814 plane_state
->crtc_y
= 0;
2815 plane_state
->crtc_w
= fb
->width
;
2816 plane_state
->crtc_h
= fb
->height
;
2818 intel_state
->base
.src
= drm_plane_state_src(plane_state
);
2819 intel_state
->base
.dst
= drm_plane_state_dest(plane_state
);
2821 obj
= intel_fb_obj(fb
);
2822 if (i915_gem_object_is_tiled(obj
))
2823 dev_priv
->preserve_bios_swizzle
= true;
2825 drm_framebuffer_reference(fb
);
2826 primary
->fb
= primary
->state
->fb
= fb
;
2827 primary
->crtc
= primary
->state
->crtc
= &intel_crtc
->base
;
2828 intel_crtc
->base
.state
->plane_mask
|= (1 << drm_plane_index(primary
));
2829 atomic_or(to_intel_plane(primary
)->frontbuffer_bit
,
2830 &obj
->frontbuffer_bits
);
2833 static int skl_max_plane_width(const struct drm_framebuffer
*fb
, int plane
,
2834 unsigned int rotation
)
2836 int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
2838 switch (fb
->modifier
[plane
]) {
2839 case DRM_FORMAT_MOD_NONE
:
2840 case I915_FORMAT_MOD_X_TILED
:
2853 case I915_FORMAT_MOD_Y_TILED
:
2854 case I915_FORMAT_MOD_Yf_TILED
:
2869 MISSING_CASE(fb
->modifier
[plane
]);
2875 static int skl_check_main_surface(struct intel_plane_state
*plane_state
)
2877 const struct drm_i915_private
*dev_priv
= to_i915(plane_state
->base
.plane
->dev
);
2878 const struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
2879 unsigned int rotation
= plane_state
->base
.rotation
;
2880 int x
= plane_state
->base
.src
.x1
>> 16;
2881 int y
= plane_state
->base
.src
.y1
>> 16;
2882 int w
= drm_rect_width(&plane_state
->base
.src
) >> 16;
2883 int h
= drm_rect_height(&plane_state
->base
.src
) >> 16;
2884 int max_width
= skl_max_plane_width(fb
, 0, rotation
);
2885 int max_height
= 4096;
2886 u32 alignment
, offset
, aux_offset
= plane_state
->aux
.offset
;
2888 if (w
> max_width
|| h
> max_height
) {
2889 DRM_DEBUG_KMS("requested Y/RGB source size %dx%d too big (limit %dx%d)\n",
2890 w
, h
, max_width
, max_height
);
2894 intel_add_fb_offsets(&x
, &y
, plane_state
, 0);
2895 offset
= intel_compute_tile_offset(&x
, &y
, plane_state
, 0);
2897 alignment
= intel_surf_alignment(dev_priv
, fb
->modifier
[0]);
2900 * AUX surface offset is specified as the distance from the
2901 * main surface offset, and it must be non-negative. Make
2902 * sure that is what we will get.
2904 if (offset
> aux_offset
)
2905 offset
= intel_adjust_tile_offset(&x
, &y
, plane_state
, 0,
2906 offset
, aux_offset
& ~(alignment
- 1));
2909 * When using an X-tiled surface, the plane blows up
2910 * if the x offset + width exceed the stride.
2912 * TODO: linear and Y-tiled seem fine, Yf untested,
2914 if (fb
->modifier
[0] == I915_FORMAT_MOD_X_TILED
) {
2915 int cpp
= drm_format_plane_cpp(fb
->pixel_format
, 0);
2917 while ((x
+ w
) * cpp
> fb
->pitches
[0]) {
2919 DRM_DEBUG_KMS("Unable to find suitable display surface offset\n");
2923 offset
= intel_adjust_tile_offset(&x
, &y
, plane_state
, 0,
2924 offset
, offset
- alignment
);
2928 plane_state
->main
.offset
= offset
;
2929 plane_state
->main
.x
= x
;
2930 plane_state
->main
.y
= y
;
2935 static int skl_check_nv12_aux_surface(struct intel_plane_state
*plane_state
)
2937 const struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
2938 unsigned int rotation
= plane_state
->base
.rotation
;
2939 int max_width
= skl_max_plane_width(fb
, 1, rotation
);
2940 int max_height
= 4096;
2941 int x
= plane_state
->base
.src
.x1
>> 17;
2942 int y
= plane_state
->base
.src
.y1
>> 17;
2943 int w
= drm_rect_width(&plane_state
->base
.src
) >> 17;
2944 int h
= drm_rect_height(&plane_state
->base
.src
) >> 17;
2947 intel_add_fb_offsets(&x
, &y
, plane_state
, 1);
2948 offset
= intel_compute_tile_offset(&x
, &y
, plane_state
, 1);
2950 /* FIXME not quite sure how/if these apply to the chroma plane */
2951 if (w
> max_width
|| h
> max_height
) {
2952 DRM_DEBUG_KMS("CbCr source size %dx%d too big (limit %dx%d)\n",
2953 w
, h
, max_width
, max_height
);
2957 plane_state
->aux
.offset
= offset
;
2958 plane_state
->aux
.x
= x
;
2959 plane_state
->aux
.y
= y
;
2964 int skl_check_plane_surface(struct intel_plane_state
*plane_state
)
2966 const struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
2967 unsigned int rotation
= plane_state
->base
.rotation
;
2970 /* Rotate src coordinates to match rotated GTT view */
2971 if (drm_rotation_90_or_270(rotation
))
2972 drm_rect_rotate(&plane_state
->base
.src
,
2973 fb
->width
<< 16, fb
->height
<< 16,
2977 * Handle the AUX surface first since
2978 * the main surface setup depends on it.
2980 if (fb
->pixel_format
== DRM_FORMAT_NV12
) {
2981 ret
= skl_check_nv12_aux_surface(plane_state
);
2985 plane_state
->aux
.offset
= ~0xfff;
2986 plane_state
->aux
.x
= 0;
2987 plane_state
->aux
.y
= 0;
2990 ret
= skl_check_main_surface(plane_state
);
2997 static void i9xx_update_primary_plane(struct drm_plane
*primary
,
2998 const struct intel_crtc_state
*crtc_state
,
2999 const struct intel_plane_state
*plane_state
)
3001 struct drm_i915_private
*dev_priv
= to_i915(primary
->dev
);
3002 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
3003 struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
3004 int plane
= intel_crtc
->plane
;
3007 i915_reg_t reg
= DSPCNTR(plane
);
3008 unsigned int rotation
= plane_state
->base
.rotation
;
3009 int x
= plane_state
->base
.src
.x1
>> 16;
3010 int y
= plane_state
->base
.src
.y1
>> 16;
3012 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
3014 dspcntr
|= DISPLAY_PLANE_ENABLE
;
3016 if (INTEL_GEN(dev_priv
) < 4) {
3017 if (intel_crtc
->pipe
== PIPE_B
)
3018 dspcntr
|= DISPPLANE_SEL_PIPE_B
;
3020 /* pipesrc and dspsize control the size that is scaled from,
3021 * which should always be the user's requested size.
3023 I915_WRITE(DSPSIZE(plane
),
3024 ((crtc_state
->pipe_src_h
- 1) << 16) |
3025 (crtc_state
->pipe_src_w
- 1));
3026 I915_WRITE(DSPPOS(plane
), 0);
3027 } else if (IS_CHERRYVIEW(dev_priv
) && plane
== PLANE_B
) {
3028 I915_WRITE(PRIMSIZE(plane
),
3029 ((crtc_state
->pipe_src_h
- 1) << 16) |
3030 (crtc_state
->pipe_src_w
- 1));
3031 I915_WRITE(PRIMPOS(plane
), 0);
3032 I915_WRITE(PRIMCNSTALPHA(plane
), 0);
3035 switch (fb
->pixel_format
) {
3037 dspcntr
|= DISPPLANE_8BPP
;
3039 case DRM_FORMAT_XRGB1555
:
3040 dspcntr
|= DISPPLANE_BGRX555
;
3042 case DRM_FORMAT_RGB565
:
3043 dspcntr
|= DISPPLANE_BGRX565
;
3045 case DRM_FORMAT_XRGB8888
:
3046 dspcntr
|= DISPPLANE_BGRX888
;
3048 case DRM_FORMAT_XBGR8888
:
3049 dspcntr
|= DISPPLANE_RGBX888
;
3051 case DRM_FORMAT_XRGB2101010
:
3052 dspcntr
|= DISPPLANE_BGRX101010
;
3054 case DRM_FORMAT_XBGR2101010
:
3055 dspcntr
|= DISPPLANE_RGBX101010
;
3061 if (INTEL_GEN(dev_priv
) >= 4 &&
3062 fb
->modifier
[0] == I915_FORMAT_MOD_X_TILED
)
3063 dspcntr
|= DISPPLANE_TILED
;
3065 if (rotation
& DRM_ROTATE_180
)
3066 dspcntr
|= DISPPLANE_ROTATE_180
;
3068 if (rotation
& DRM_REFLECT_X
)
3069 dspcntr
|= DISPPLANE_MIRROR
;
3071 if (IS_G4X(dev_priv
))
3072 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
3074 intel_add_fb_offsets(&x
, &y
, plane_state
, 0);
3076 if (INTEL_GEN(dev_priv
) >= 4)
3077 intel_crtc
->dspaddr_offset
=
3078 intel_compute_tile_offset(&x
, &y
, plane_state
, 0);
3080 if (rotation
& DRM_ROTATE_180
) {
3081 x
+= crtc_state
->pipe_src_w
- 1;
3082 y
+= crtc_state
->pipe_src_h
- 1;
3083 } else if (rotation
& DRM_REFLECT_X
) {
3084 x
+= crtc_state
->pipe_src_w
- 1;
3087 linear_offset
= intel_fb_xy_to_linear(x
, y
, plane_state
, 0);
3089 if (INTEL_GEN(dev_priv
) < 4)
3090 intel_crtc
->dspaddr_offset
= linear_offset
;
3092 intel_crtc
->adjusted_x
= x
;
3093 intel_crtc
->adjusted_y
= y
;
3095 I915_WRITE(reg
, dspcntr
);
3097 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
3098 if (INTEL_GEN(dev_priv
) >= 4) {
3099 I915_WRITE(DSPSURF(plane
),
3100 intel_fb_gtt_offset(fb
, rotation
) +
3101 intel_crtc
->dspaddr_offset
);
3102 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
3103 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
3105 I915_WRITE(DSPADDR(plane
),
3106 intel_fb_gtt_offset(fb
, rotation
) +
3107 intel_crtc
->dspaddr_offset
);
3112 static void i9xx_disable_primary_plane(struct drm_plane
*primary
,
3113 struct drm_crtc
*crtc
)
3115 struct drm_device
*dev
= crtc
->dev
;
3116 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3117 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3118 int plane
= intel_crtc
->plane
;
3120 I915_WRITE(DSPCNTR(plane
), 0);
3121 if (INTEL_INFO(dev_priv
)->gen
>= 4)
3122 I915_WRITE(DSPSURF(plane
), 0);
3124 I915_WRITE(DSPADDR(plane
), 0);
3125 POSTING_READ(DSPCNTR(plane
));
3128 static void ironlake_update_primary_plane(struct drm_plane
*primary
,
3129 const struct intel_crtc_state
*crtc_state
,
3130 const struct intel_plane_state
*plane_state
)
3132 struct drm_device
*dev
= primary
->dev
;
3133 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3134 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
3135 struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
3136 int plane
= intel_crtc
->plane
;
3139 i915_reg_t reg
= DSPCNTR(plane
);
3140 unsigned int rotation
= plane_state
->base
.rotation
;
3141 int x
= plane_state
->base
.src
.x1
>> 16;
3142 int y
= plane_state
->base
.src
.y1
>> 16;
3144 dspcntr
= DISPPLANE_GAMMA_ENABLE
;
3145 dspcntr
|= DISPLAY_PLANE_ENABLE
;
3147 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
))
3148 dspcntr
|= DISPPLANE_PIPE_CSC_ENABLE
;
3150 switch (fb
->pixel_format
) {
3152 dspcntr
|= DISPPLANE_8BPP
;
3154 case DRM_FORMAT_RGB565
:
3155 dspcntr
|= DISPPLANE_BGRX565
;
3157 case DRM_FORMAT_XRGB8888
:
3158 dspcntr
|= DISPPLANE_BGRX888
;
3160 case DRM_FORMAT_XBGR8888
:
3161 dspcntr
|= DISPPLANE_RGBX888
;
3163 case DRM_FORMAT_XRGB2101010
:
3164 dspcntr
|= DISPPLANE_BGRX101010
;
3166 case DRM_FORMAT_XBGR2101010
:
3167 dspcntr
|= DISPPLANE_RGBX101010
;
3173 if (fb
->modifier
[0] == I915_FORMAT_MOD_X_TILED
)
3174 dspcntr
|= DISPPLANE_TILED
;
3176 if (rotation
& DRM_ROTATE_180
)
3177 dspcntr
|= DISPPLANE_ROTATE_180
;
3179 if (!IS_HASWELL(dev_priv
) && !IS_BROADWELL(dev_priv
))
3180 dspcntr
|= DISPPLANE_TRICKLE_FEED_DISABLE
;
3182 intel_add_fb_offsets(&x
, &y
, plane_state
, 0);
3184 intel_crtc
->dspaddr_offset
=
3185 intel_compute_tile_offset(&x
, &y
, plane_state
, 0);
3187 /* HSW+ does this automagically in hardware */
3188 if (!IS_HASWELL(dev_priv
) && !IS_BROADWELL(dev_priv
) &&
3189 rotation
& DRM_ROTATE_180
) {
3190 x
+= crtc_state
->pipe_src_w
- 1;
3191 y
+= crtc_state
->pipe_src_h
- 1;
3194 linear_offset
= intel_fb_xy_to_linear(x
, y
, plane_state
, 0);
3196 intel_crtc
->adjusted_x
= x
;
3197 intel_crtc
->adjusted_y
= y
;
3199 I915_WRITE(reg
, dspcntr
);
3201 I915_WRITE(DSPSTRIDE(plane
), fb
->pitches
[0]);
3202 I915_WRITE(DSPSURF(plane
),
3203 intel_fb_gtt_offset(fb
, rotation
) +
3204 intel_crtc
->dspaddr_offset
);
3205 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
)) {
3206 I915_WRITE(DSPOFFSET(plane
), (y
<< 16) | x
);
3208 I915_WRITE(DSPTILEOFF(plane
), (y
<< 16) | x
);
3209 I915_WRITE(DSPLINOFF(plane
), linear_offset
);
3214 u32
intel_fb_stride_alignment(const struct drm_i915_private
*dev_priv
,
3215 uint64_t fb_modifier
, uint32_t pixel_format
)
3217 if (fb_modifier
== DRM_FORMAT_MOD_NONE
) {
3220 int cpp
= drm_format_plane_cpp(pixel_format
, 0);
3222 return intel_tile_width_bytes(dev_priv
, fb_modifier
, cpp
);
3226 u32
intel_fb_gtt_offset(struct drm_framebuffer
*fb
,
3227 unsigned int rotation
)
3229 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
3230 struct i915_ggtt_view view
;
3231 struct i915_vma
*vma
;
3233 intel_fill_fb_ggtt_view(&view
, fb
, rotation
);
3235 vma
= i915_gem_object_to_ggtt(obj
, &view
);
3236 if (WARN(!vma
, "ggtt vma for display object not found! (view=%u)\n",
3240 return i915_ggtt_offset(vma
);
3243 static void skl_detach_scaler(struct intel_crtc
*intel_crtc
, int id
)
3245 struct drm_device
*dev
= intel_crtc
->base
.dev
;
3246 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3248 I915_WRITE(SKL_PS_CTRL(intel_crtc
->pipe
, id
), 0);
3249 I915_WRITE(SKL_PS_WIN_POS(intel_crtc
->pipe
, id
), 0);
3250 I915_WRITE(SKL_PS_WIN_SZ(intel_crtc
->pipe
, id
), 0);
3254 * This function detaches (aka. unbinds) unused scalers in hardware
3256 static void skl_detach_scalers(struct intel_crtc
*intel_crtc
)
3258 struct intel_crtc_scaler_state
*scaler_state
;
3261 scaler_state
= &intel_crtc
->config
->scaler_state
;
3263 /* loop through and disable scalers that aren't in use */
3264 for (i
= 0; i
< intel_crtc
->num_scalers
; i
++) {
3265 if (!scaler_state
->scalers
[i
].in_use
)
3266 skl_detach_scaler(intel_crtc
, i
);
3270 u32
skl_plane_stride(const struct drm_framebuffer
*fb
, int plane
,
3271 unsigned int rotation
)
3273 const struct drm_i915_private
*dev_priv
= to_i915(fb
->dev
);
3274 u32 stride
= intel_fb_pitch(fb
, plane
, rotation
);
3277 * The stride is either expressed as a multiple of 64 bytes chunks for
3278 * linear buffers or in number of tiles for tiled buffers.
3280 if (drm_rotation_90_or_270(rotation
)) {
3281 int cpp
= drm_format_plane_cpp(fb
->pixel_format
, plane
);
3283 stride
/= intel_tile_height(dev_priv
, fb
->modifier
[0], cpp
);
3285 stride
/= intel_fb_stride_alignment(dev_priv
, fb
->modifier
[0],
3292 u32
skl_plane_ctl_format(uint32_t pixel_format
)
3294 switch (pixel_format
) {
3296 return PLANE_CTL_FORMAT_INDEXED
;
3297 case DRM_FORMAT_RGB565
:
3298 return PLANE_CTL_FORMAT_RGB_565
;
3299 case DRM_FORMAT_XBGR8888
:
3300 return PLANE_CTL_FORMAT_XRGB_8888
| PLANE_CTL_ORDER_RGBX
;
3301 case DRM_FORMAT_XRGB8888
:
3302 return PLANE_CTL_FORMAT_XRGB_8888
;
3304 * XXX: For ARBG/ABGR formats we default to expecting scanout buffers
3305 * to be already pre-multiplied. We need to add a knob (or a different
3306 * DRM_FORMAT) for user-space to configure that.
3308 case DRM_FORMAT_ABGR8888
:
3309 return PLANE_CTL_FORMAT_XRGB_8888
| PLANE_CTL_ORDER_RGBX
|
3310 PLANE_CTL_ALPHA_SW_PREMULTIPLY
;
3311 case DRM_FORMAT_ARGB8888
:
3312 return PLANE_CTL_FORMAT_XRGB_8888
|
3313 PLANE_CTL_ALPHA_SW_PREMULTIPLY
;
3314 case DRM_FORMAT_XRGB2101010
:
3315 return PLANE_CTL_FORMAT_XRGB_2101010
;
3316 case DRM_FORMAT_XBGR2101010
:
3317 return PLANE_CTL_ORDER_RGBX
| PLANE_CTL_FORMAT_XRGB_2101010
;
3318 case DRM_FORMAT_YUYV
:
3319 return PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_YUYV
;
3320 case DRM_FORMAT_YVYU
:
3321 return PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_YVYU
;
3322 case DRM_FORMAT_UYVY
:
3323 return PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_UYVY
;
3324 case DRM_FORMAT_VYUY
:
3325 return PLANE_CTL_FORMAT_YUV422
| PLANE_CTL_YUV422_VYUY
;
3327 MISSING_CASE(pixel_format
);
3333 u32
skl_plane_ctl_tiling(uint64_t fb_modifier
)
3335 switch (fb_modifier
) {
3336 case DRM_FORMAT_MOD_NONE
:
3338 case I915_FORMAT_MOD_X_TILED
:
3339 return PLANE_CTL_TILED_X
;
3340 case I915_FORMAT_MOD_Y_TILED
:
3341 return PLANE_CTL_TILED_Y
;
3342 case I915_FORMAT_MOD_Yf_TILED
:
3343 return PLANE_CTL_TILED_YF
;
3345 MISSING_CASE(fb_modifier
);
3351 u32
skl_plane_ctl_rotation(unsigned int rotation
)
3357 * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr
3358 * while i915 HW rotation is clockwise, thats why this swapping.
3361 return PLANE_CTL_ROTATE_270
;
3362 case DRM_ROTATE_180
:
3363 return PLANE_CTL_ROTATE_180
;
3364 case DRM_ROTATE_270
:
3365 return PLANE_CTL_ROTATE_90
;
3367 MISSING_CASE(rotation
);
3373 static void skylake_update_primary_plane(struct drm_plane
*plane
,
3374 const struct intel_crtc_state
*crtc_state
,
3375 const struct intel_plane_state
*plane_state
)
3377 struct drm_device
*dev
= plane
->dev
;
3378 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3379 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc_state
->base
.crtc
);
3380 struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
3381 int pipe
= intel_crtc
->pipe
;
3383 unsigned int rotation
= plane_state
->base
.rotation
;
3384 u32 stride
= skl_plane_stride(fb
, 0, rotation
);
3385 u32 surf_addr
= plane_state
->main
.offset
;
3386 int scaler_id
= plane_state
->scaler_id
;
3387 int src_x
= plane_state
->main
.x
;
3388 int src_y
= plane_state
->main
.y
;
3389 int src_w
= drm_rect_width(&plane_state
->base
.src
) >> 16;
3390 int src_h
= drm_rect_height(&plane_state
->base
.src
) >> 16;
3391 int dst_x
= plane_state
->base
.dst
.x1
;
3392 int dst_y
= plane_state
->base
.dst
.y1
;
3393 int dst_w
= drm_rect_width(&plane_state
->base
.dst
);
3394 int dst_h
= drm_rect_height(&plane_state
->base
.dst
);
3396 plane_ctl
= PLANE_CTL_ENABLE
|
3397 PLANE_CTL_PIPE_GAMMA_ENABLE
|
3398 PLANE_CTL_PIPE_CSC_ENABLE
;
3400 plane_ctl
|= skl_plane_ctl_format(fb
->pixel_format
);
3401 plane_ctl
|= skl_plane_ctl_tiling(fb
->modifier
[0]);
3402 plane_ctl
|= PLANE_CTL_PLANE_GAMMA_DISABLE
;
3403 plane_ctl
|= skl_plane_ctl_rotation(rotation
);
3405 /* Sizes are 0 based */
3411 intel_crtc
->dspaddr_offset
= surf_addr
;
3413 intel_crtc
->adjusted_x
= src_x
;
3414 intel_crtc
->adjusted_y
= src_y
;
3416 I915_WRITE(PLANE_CTL(pipe
, 0), plane_ctl
);
3417 I915_WRITE(PLANE_OFFSET(pipe
, 0), (src_y
<< 16) | src_x
);
3418 I915_WRITE(PLANE_STRIDE(pipe
, 0), stride
);
3419 I915_WRITE(PLANE_SIZE(pipe
, 0), (src_h
<< 16) | src_w
);
3421 if (scaler_id
>= 0) {
3422 uint32_t ps_ctrl
= 0;
3424 WARN_ON(!dst_w
|| !dst_h
);
3425 ps_ctrl
= PS_SCALER_EN
| PS_PLANE_SEL(0) |
3426 crtc_state
->scaler_state
.scalers
[scaler_id
].mode
;
3427 I915_WRITE(SKL_PS_CTRL(pipe
, scaler_id
), ps_ctrl
);
3428 I915_WRITE(SKL_PS_PWR_GATE(pipe
, scaler_id
), 0);
3429 I915_WRITE(SKL_PS_WIN_POS(pipe
, scaler_id
), (dst_x
<< 16) | dst_y
);
3430 I915_WRITE(SKL_PS_WIN_SZ(pipe
, scaler_id
), (dst_w
<< 16) | dst_h
);
3431 I915_WRITE(PLANE_POS(pipe
, 0), 0);
3433 I915_WRITE(PLANE_POS(pipe
, 0), (dst_y
<< 16) | dst_x
);
3436 I915_WRITE(PLANE_SURF(pipe
, 0),
3437 intel_fb_gtt_offset(fb
, rotation
) + surf_addr
);
3439 POSTING_READ(PLANE_SURF(pipe
, 0));
3442 static void skylake_disable_primary_plane(struct drm_plane
*primary
,
3443 struct drm_crtc
*crtc
)
3445 struct drm_device
*dev
= crtc
->dev
;
3446 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3447 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3448 int pipe
= intel_crtc
->pipe
;
3450 I915_WRITE(PLANE_CTL(pipe
, 0), 0);
3451 I915_WRITE(PLANE_SURF(pipe
, 0), 0);
3452 POSTING_READ(PLANE_SURF(pipe
, 0));
3455 /* Assume fb object is pinned & idle & fenced and just update base pointers */
3457 intel_pipe_set_base_atomic(struct drm_crtc
*crtc
, struct drm_framebuffer
*fb
,
3458 int x
, int y
, enum mode_set_atomic state
)
3460 /* Support for kgdboc is disabled, this needs a major rework. */
3461 DRM_ERROR("legacy panic handler not supported any more.\n");
3466 static void intel_complete_page_flips(struct drm_i915_private
*dev_priv
)
3468 struct intel_crtc
*crtc
;
3470 for_each_intel_crtc(&dev_priv
->drm
, crtc
)
3471 intel_finish_page_flip_cs(dev_priv
, crtc
->pipe
);
3474 static void intel_update_primary_planes(struct drm_device
*dev
)
3476 struct drm_crtc
*crtc
;
3478 for_each_crtc(dev
, crtc
) {
3479 struct intel_plane
*plane
= to_intel_plane(crtc
->primary
);
3480 struct intel_plane_state
*plane_state
=
3481 to_intel_plane_state(plane
->base
.state
);
3483 if (plane_state
->base
.visible
)
3484 plane
->update_plane(&plane
->base
,
3485 to_intel_crtc_state(crtc
->state
),
3491 __intel_display_resume(struct drm_device
*dev
,
3492 struct drm_atomic_state
*state
)
3494 struct drm_crtc_state
*crtc_state
;
3495 struct drm_crtc
*crtc
;
3498 intel_modeset_setup_hw_state(dev
);
3499 i915_redisable_vga(to_i915(dev
));
3504 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
3506 * Force recalculation even if we restore
3507 * current state. With fast modeset this may not result
3508 * in a modeset when the state is compatible.
3510 crtc_state
->mode_changed
= true;
3513 /* ignore any reset values/BIOS leftovers in the WM registers */
3514 to_intel_atomic_state(state
)->skip_intermediate_wm
= true;
3516 ret
= drm_atomic_commit(state
);
3518 WARN_ON(ret
== -EDEADLK
);
3522 static bool gpu_reset_clobbers_display(struct drm_i915_private
*dev_priv
)
3524 return intel_has_gpu_reset(dev_priv
) &&
3525 INTEL_GEN(dev_priv
) < 5 && !IS_G4X(dev_priv
);
3528 void intel_prepare_reset(struct drm_i915_private
*dev_priv
)
3530 struct drm_device
*dev
= &dev_priv
->drm
;
3531 struct drm_modeset_acquire_ctx
*ctx
= &dev_priv
->reset_ctx
;
3532 struct drm_atomic_state
*state
;
3536 * Need mode_config.mutex so that we don't
3537 * trample ongoing ->detect() and whatnot.
3539 mutex_lock(&dev
->mode_config
.mutex
);
3540 drm_modeset_acquire_init(ctx
, 0);
3542 ret
= drm_modeset_lock_all_ctx(dev
, ctx
);
3543 if (ret
!= -EDEADLK
)
3546 drm_modeset_backoff(ctx
);
3549 /* reset doesn't touch the display, but flips might get nuked anyway, */
3550 if (!i915
.force_reset_modeset_test
&&
3551 !gpu_reset_clobbers_display(dev_priv
))
3555 * Disabling the crtcs gracefully seems nicer. Also the
3556 * g33 docs say we should at least disable all the planes.
3558 state
= drm_atomic_helper_duplicate_state(dev
, ctx
);
3559 if (IS_ERR(state
)) {
3560 ret
= PTR_ERR(state
);
3562 DRM_ERROR("Duplicating state failed with %i\n", ret
);
3566 ret
= drm_atomic_helper_disable_all(dev
, ctx
);
3568 DRM_ERROR("Suspending crtc's failed with %i\n", ret
);
3572 dev_priv
->modeset_restore_state
= state
;
3573 state
->acquire_ctx
= ctx
;
3577 drm_atomic_state_put(state
);
3580 void intel_finish_reset(struct drm_i915_private
*dev_priv
)
3582 struct drm_device
*dev
= &dev_priv
->drm
;
3583 struct drm_modeset_acquire_ctx
*ctx
= &dev_priv
->reset_ctx
;
3584 struct drm_atomic_state
*state
= dev_priv
->modeset_restore_state
;
3588 * Flips in the rings will be nuked by the reset,
3589 * so complete all pending flips so that user space
3590 * will get its events and not get stuck.
3592 intel_complete_page_flips(dev_priv
);
3594 dev_priv
->modeset_restore_state
= NULL
;
3596 /* reset doesn't touch the display */
3597 if (!gpu_reset_clobbers_display(dev_priv
)) {
3600 * Flips in the rings have been nuked by the reset,
3601 * so update the base address of all primary
3602 * planes to the the last fb to make sure we're
3603 * showing the correct fb after a reset.
3605 * FIXME: Atomic will make this obsolete since we won't schedule
3606 * CS-based flips (which might get lost in gpu resets) any more.
3608 intel_update_primary_planes(dev
);
3610 ret
= __intel_display_resume(dev
, state
);
3612 DRM_ERROR("Restoring old state failed with %i\n", ret
);
3616 * The display has been reset as well,
3617 * so need a full re-initialization.
3619 intel_runtime_pm_disable_interrupts(dev_priv
);
3620 intel_runtime_pm_enable_interrupts(dev_priv
);
3622 intel_pps_unlock_regs_wa(dev_priv
);
3623 intel_modeset_init_hw(dev
);
3625 spin_lock_irq(&dev_priv
->irq_lock
);
3626 if (dev_priv
->display
.hpd_irq_setup
)
3627 dev_priv
->display
.hpd_irq_setup(dev_priv
);
3628 spin_unlock_irq(&dev_priv
->irq_lock
);
3630 ret
= __intel_display_resume(dev
, state
);
3632 DRM_ERROR("Restoring old state failed with %i\n", ret
);
3634 intel_hpd_init(dev_priv
);
3638 drm_atomic_state_put(state
);
3639 drm_modeset_drop_locks(ctx
);
3640 drm_modeset_acquire_fini(ctx
);
3641 mutex_unlock(&dev
->mode_config
.mutex
);
3644 static bool abort_flip_on_reset(struct intel_crtc
*crtc
)
3646 struct i915_gpu_error
*error
= &to_i915(crtc
->base
.dev
)->gpu_error
;
3648 if (i915_reset_in_progress(error
))
3651 if (crtc
->reset_count
!= i915_reset_count(error
))
3657 static bool intel_crtc_has_pending_flip(struct drm_crtc
*crtc
)
3659 struct drm_device
*dev
= crtc
->dev
;
3660 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3663 if (abort_flip_on_reset(intel_crtc
))
3666 spin_lock_irq(&dev
->event_lock
);
3667 pending
= to_intel_crtc(crtc
)->flip_work
!= NULL
;
3668 spin_unlock_irq(&dev
->event_lock
);
3673 static void intel_update_pipe_config(struct intel_crtc
*crtc
,
3674 struct intel_crtc_state
*old_crtc_state
)
3676 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
3677 struct intel_crtc_state
*pipe_config
=
3678 to_intel_crtc_state(crtc
->base
.state
);
3680 /* drm_atomic_helper_update_legacy_modeset_state might not be called. */
3681 crtc
->base
.mode
= crtc
->base
.state
->mode
;
3683 DRM_DEBUG_KMS("Updating pipe size %ix%i -> %ix%i\n",
3684 old_crtc_state
->pipe_src_w
, old_crtc_state
->pipe_src_h
,
3685 pipe_config
->pipe_src_w
, pipe_config
->pipe_src_h
);
3688 * Update pipe size and adjust fitter if needed: the reason for this is
3689 * that in compute_mode_changes we check the native mode (not the pfit
3690 * mode) to see if we can flip rather than do a full mode set. In the
3691 * fastboot case, we'll flip, but if we don't update the pipesrc and
3692 * pfit state, we'll end up with a big fb scanned out into the wrong
3696 I915_WRITE(PIPESRC(crtc
->pipe
),
3697 ((pipe_config
->pipe_src_w
- 1) << 16) |
3698 (pipe_config
->pipe_src_h
- 1));
3700 /* on skylake this is done by detaching scalers */
3701 if (INTEL_GEN(dev_priv
) >= 9) {
3702 skl_detach_scalers(crtc
);
3704 if (pipe_config
->pch_pfit
.enabled
)
3705 skylake_pfit_enable(crtc
);
3706 } else if (HAS_PCH_SPLIT(dev_priv
)) {
3707 if (pipe_config
->pch_pfit
.enabled
)
3708 ironlake_pfit_enable(crtc
);
3709 else if (old_crtc_state
->pch_pfit
.enabled
)
3710 ironlake_pfit_disable(crtc
, true);
3714 static void intel_fdi_normal_train(struct drm_crtc
*crtc
)
3716 struct drm_device
*dev
= crtc
->dev
;
3717 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3718 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3719 int pipe
= intel_crtc
->pipe
;
3723 /* enable normal train */
3724 reg
= FDI_TX_CTL(pipe
);
3725 temp
= I915_READ(reg
);
3726 if (IS_IVYBRIDGE(dev_priv
)) {
3727 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
3728 temp
|= FDI_LINK_TRAIN_NONE_IVB
| FDI_TX_ENHANCE_FRAME_ENABLE
;
3730 temp
&= ~FDI_LINK_TRAIN_NONE
;
3731 temp
|= FDI_LINK_TRAIN_NONE
| FDI_TX_ENHANCE_FRAME_ENABLE
;
3733 I915_WRITE(reg
, temp
);
3735 reg
= FDI_RX_CTL(pipe
);
3736 temp
= I915_READ(reg
);
3737 if (HAS_PCH_CPT(dev_priv
)) {
3738 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3739 temp
|= FDI_LINK_TRAIN_NORMAL_CPT
;
3741 temp
&= ~FDI_LINK_TRAIN_NONE
;
3742 temp
|= FDI_LINK_TRAIN_NONE
;
3744 I915_WRITE(reg
, temp
| FDI_RX_ENHANCE_FRAME_ENABLE
);
3746 /* wait one idle pattern time */
3750 /* IVB wants error correction enabled */
3751 if (IS_IVYBRIDGE(dev_priv
))
3752 I915_WRITE(reg
, I915_READ(reg
) | FDI_FS_ERRC_ENABLE
|
3753 FDI_FE_ERRC_ENABLE
);
3756 /* The FDI link training functions for ILK/Ibexpeak. */
3757 static void ironlake_fdi_link_train(struct drm_crtc
*crtc
)
3759 struct drm_device
*dev
= crtc
->dev
;
3760 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3761 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3762 int pipe
= intel_crtc
->pipe
;
3766 /* FDI needs bits from pipe first */
3767 assert_pipe_enabled(dev_priv
, pipe
);
3769 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3771 reg
= FDI_RX_IMR(pipe
);
3772 temp
= I915_READ(reg
);
3773 temp
&= ~FDI_RX_SYMBOL_LOCK
;
3774 temp
&= ~FDI_RX_BIT_LOCK
;
3775 I915_WRITE(reg
, temp
);
3779 /* enable CPU FDI TX and PCH FDI RX */
3780 reg
= FDI_TX_CTL(pipe
);
3781 temp
= I915_READ(reg
);
3782 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
3783 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3784 temp
&= ~FDI_LINK_TRAIN_NONE
;
3785 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3786 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
3788 reg
= FDI_RX_CTL(pipe
);
3789 temp
= I915_READ(reg
);
3790 temp
&= ~FDI_LINK_TRAIN_NONE
;
3791 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3792 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
3797 /* Ironlake workaround, enable clock pointer after FDI enable*/
3798 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
3799 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
|
3800 FDI_RX_PHASE_SYNC_POINTER_EN
);
3802 reg
= FDI_RX_IIR(pipe
);
3803 for (tries
= 0; tries
< 5; tries
++) {
3804 temp
= I915_READ(reg
);
3805 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3807 if ((temp
& FDI_RX_BIT_LOCK
)) {
3808 DRM_DEBUG_KMS("FDI train 1 done.\n");
3809 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
3814 DRM_ERROR("FDI train 1 fail!\n");
3817 reg
= FDI_TX_CTL(pipe
);
3818 temp
= I915_READ(reg
);
3819 temp
&= ~FDI_LINK_TRAIN_NONE
;
3820 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3821 I915_WRITE(reg
, temp
);
3823 reg
= FDI_RX_CTL(pipe
);
3824 temp
= I915_READ(reg
);
3825 temp
&= ~FDI_LINK_TRAIN_NONE
;
3826 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3827 I915_WRITE(reg
, temp
);
3832 reg
= FDI_RX_IIR(pipe
);
3833 for (tries
= 0; tries
< 5; tries
++) {
3834 temp
= I915_READ(reg
);
3835 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3837 if (temp
& FDI_RX_SYMBOL_LOCK
) {
3838 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
3839 DRM_DEBUG_KMS("FDI train 2 done.\n");
3844 DRM_ERROR("FDI train 2 fail!\n");
3846 DRM_DEBUG_KMS("FDI train done\n");
3850 static const int snb_b_fdi_train_param
[] = {
3851 FDI_LINK_TRAIN_400MV_0DB_SNB_B
,
3852 FDI_LINK_TRAIN_400MV_6DB_SNB_B
,
3853 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B
,
3854 FDI_LINK_TRAIN_800MV_0DB_SNB_B
,
3857 /* The FDI link training functions for SNB/Cougarpoint. */
3858 static void gen6_fdi_link_train(struct drm_crtc
*crtc
)
3860 struct drm_device
*dev
= crtc
->dev
;
3861 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3862 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3863 int pipe
= intel_crtc
->pipe
;
3867 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3869 reg
= FDI_RX_IMR(pipe
);
3870 temp
= I915_READ(reg
);
3871 temp
&= ~FDI_RX_SYMBOL_LOCK
;
3872 temp
&= ~FDI_RX_BIT_LOCK
;
3873 I915_WRITE(reg
, temp
);
3878 /* enable CPU FDI TX and PCH FDI RX */
3879 reg
= FDI_TX_CTL(pipe
);
3880 temp
= I915_READ(reg
);
3881 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
3882 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
3883 temp
&= ~FDI_LINK_TRAIN_NONE
;
3884 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3885 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3887 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
3888 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
3890 I915_WRITE(FDI_RX_MISC(pipe
),
3891 FDI_RX_TP1_TO_TP2_48
| FDI_RX_FDI_DELAY_90
);
3893 reg
= FDI_RX_CTL(pipe
);
3894 temp
= I915_READ(reg
);
3895 if (HAS_PCH_CPT(dev_priv
)) {
3896 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3897 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
3899 temp
&= ~FDI_LINK_TRAIN_NONE
;
3900 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
3902 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
3907 for (i
= 0; i
< 4; i
++) {
3908 reg
= FDI_TX_CTL(pipe
);
3909 temp
= I915_READ(reg
);
3910 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3911 temp
|= snb_b_fdi_train_param
[i
];
3912 I915_WRITE(reg
, temp
);
3917 for (retry
= 0; retry
< 5; retry
++) {
3918 reg
= FDI_RX_IIR(pipe
);
3919 temp
= I915_READ(reg
);
3920 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3921 if (temp
& FDI_RX_BIT_LOCK
) {
3922 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
3923 DRM_DEBUG_KMS("FDI train 1 done.\n");
3932 DRM_ERROR("FDI train 1 fail!\n");
3935 reg
= FDI_TX_CTL(pipe
);
3936 temp
= I915_READ(reg
);
3937 temp
&= ~FDI_LINK_TRAIN_NONE
;
3938 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3939 if (IS_GEN6(dev_priv
)) {
3940 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3942 temp
|= FDI_LINK_TRAIN_400MV_0DB_SNB_B
;
3944 I915_WRITE(reg
, temp
);
3946 reg
= FDI_RX_CTL(pipe
);
3947 temp
= I915_READ(reg
);
3948 if (HAS_PCH_CPT(dev_priv
)) {
3949 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
3950 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
3952 temp
&= ~FDI_LINK_TRAIN_NONE
;
3953 temp
|= FDI_LINK_TRAIN_PATTERN_2
;
3955 I915_WRITE(reg
, temp
);
3960 for (i
= 0; i
< 4; i
++) {
3961 reg
= FDI_TX_CTL(pipe
);
3962 temp
= I915_READ(reg
);
3963 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
3964 temp
|= snb_b_fdi_train_param
[i
];
3965 I915_WRITE(reg
, temp
);
3970 for (retry
= 0; retry
< 5; retry
++) {
3971 reg
= FDI_RX_IIR(pipe
);
3972 temp
= I915_READ(reg
);
3973 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
3974 if (temp
& FDI_RX_SYMBOL_LOCK
) {
3975 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
3976 DRM_DEBUG_KMS("FDI train 2 done.\n");
3985 DRM_ERROR("FDI train 2 fail!\n");
3987 DRM_DEBUG_KMS("FDI train done.\n");
3990 /* Manual link training for Ivy Bridge A0 parts */
3991 static void ivb_manual_fdi_link_train(struct drm_crtc
*crtc
)
3993 struct drm_device
*dev
= crtc
->dev
;
3994 struct drm_i915_private
*dev_priv
= to_i915(dev
);
3995 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
3996 int pipe
= intel_crtc
->pipe
;
4000 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
4002 reg
= FDI_RX_IMR(pipe
);
4003 temp
= I915_READ(reg
);
4004 temp
&= ~FDI_RX_SYMBOL_LOCK
;
4005 temp
&= ~FDI_RX_BIT_LOCK
;
4006 I915_WRITE(reg
, temp
);
4011 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
4012 I915_READ(FDI_RX_IIR(pipe
)));
4014 /* Try each vswing and preemphasis setting twice before moving on */
4015 for (j
= 0; j
< ARRAY_SIZE(snb_b_fdi_train_param
) * 2; j
++) {
4016 /* disable first in case we need to retry */
4017 reg
= FDI_TX_CTL(pipe
);
4018 temp
= I915_READ(reg
);
4019 temp
&= ~(FDI_LINK_TRAIN_AUTO
| FDI_LINK_TRAIN_NONE_IVB
);
4020 temp
&= ~FDI_TX_ENABLE
;
4021 I915_WRITE(reg
, temp
);
4023 reg
= FDI_RX_CTL(pipe
);
4024 temp
= I915_READ(reg
);
4025 temp
&= ~FDI_LINK_TRAIN_AUTO
;
4026 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
4027 temp
&= ~FDI_RX_ENABLE
;
4028 I915_WRITE(reg
, temp
);
4030 /* enable CPU FDI TX and PCH FDI RX */
4031 reg
= FDI_TX_CTL(pipe
);
4032 temp
= I915_READ(reg
);
4033 temp
&= ~FDI_DP_PORT_WIDTH_MASK
;
4034 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
4035 temp
|= FDI_LINK_TRAIN_PATTERN_1_IVB
;
4036 temp
&= ~FDI_LINK_TRAIN_VOL_EMP_MASK
;
4037 temp
|= snb_b_fdi_train_param
[j
/2];
4038 temp
|= FDI_COMPOSITE_SYNC
;
4039 I915_WRITE(reg
, temp
| FDI_TX_ENABLE
);
4041 I915_WRITE(FDI_RX_MISC(pipe
),
4042 FDI_RX_TP1_TO_TP2_48
| FDI_RX_FDI_DELAY_90
);
4044 reg
= FDI_RX_CTL(pipe
);
4045 temp
= I915_READ(reg
);
4046 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
4047 temp
|= FDI_COMPOSITE_SYNC
;
4048 I915_WRITE(reg
, temp
| FDI_RX_ENABLE
);
4051 udelay(1); /* should be 0.5us */
4053 for (i
= 0; i
< 4; i
++) {
4054 reg
= FDI_RX_IIR(pipe
);
4055 temp
= I915_READ(reg
);
4056 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
4058 if (temp
& FDI_RX_BIT_LOCK
||
4059 (I915_READ(reg
) & FDI_RX_BIT_LOCK
)) {
4060 I915_WRITE(reg
, temp
| FDI_RX_BIT_LOCK
);
4061 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
4065 udelay(1); /* should be 0.5us */
4068 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j
/ 2);
4073 reg
= FDI_TX_CTL(pipe
);
4074 temp
= I915_READ(reg
);
4075 temp
&= ~FDI_LINK_TRAIN_NONE_IVB
;
4076 temp
|= FDI_LINK_TRAIN_PATTERN_2_IVB
;
4077 I915_WRITE(reg
, temp
);
4079 reg
= FDI_RX_CTL(pipe
);
4080 temp
= I915_READ(reg
);
4081 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
4082 temp
|= FDI_LINK_TRAIN_PATTERN_2_CPT
;
4083 I915_WRITE(reg
, temp
);
4086 udelay(2); /* should be 1.5us */
4088 for (i
= 0; i
< 4; i
++) {
4089 reg
= FDI_RX_IIR(pipe
);
4090 temp
= I915_READ(reg
);
4091 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp
);
4093 if (temp
& FDI_RX_SYMBOL_LOCK
||
4094 (I915_READ(reg
) & FDI_RX_SYMBOL_LOCK
)) {
4095 I915_WRITE(reg
, temp
| FDI_RX_SYMBOL_LOCK
);
4096 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
4100 udelay(2); /* should be 1.5us */
4103 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j
/ 2);
4107 DRM_DEBUG_KMS("FDI train done.\n");
4110 static void ironlake_fdi_pll_enable(struct intel_crtc
*intel_crtc
)
4112 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4113 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4114 int pipe
= intel_crtc
->pipe
;
4118 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
4119 reg
= FDI_RX_CTL(pipe
);
4120 temp
= I915_READ(reg
);
4121 temp
&= ~(FDI_DP_PORT_WIDTH_MASK
| (0x7 << 16));
4122 temp
|= FDI_DP_PORT_WIDTH(intel_crtc
->config
->fdi_lanes
);
4123 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
4124 I915_WRITE(reg
, temp
| FDI_RX_PLL_ENABLE
);
4129 /* Switch from Rawclk to PCDclk */
4130 temp
= I915_READ(reg
);
4131 I915_WRITE(reg
, temp
| FDI_PCDCLK
);
4136 /* Enable CPU FDI TX PLL, always on for Ironlake */
4137 reg
= FDI_TX_CTL(pipe
);
4138 temp
= I915_READ(reg
);
4139 if ((temp
& FDI_TX_PLL_ENABLE
) == 0) {
4140 I915_WRITE(reg
, temp
| FDI_TX_PLL_ENABLE
);
4147 static void ironlake_fdi_pll_disable(struct intel_crtc
*intel_crtc
)
4149 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4150 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4151 int pipe
= intel_crtc
->pipe
;
4155 /* Switch from PCDclk to Rawclk */
4156 reg
= FDI_RX_CTL(pipe
);
4157 temp
= I915_READ(reg
);
4158 I915_WRITE(reg
, temp
& ~FDI_PCDCLK
);
4160 /* Disable CPU FDI TX PLL */
4161 reg
= FDI_TX_CTL(pipe
);
4162 temp
= I915_READ(reg
);
4163 I915_WRITE(reg
, temp
& ~FDI_TX_PLL_ENABLE
);
4168 reg
= FDI_RX_CTL(pipe
);
4169 temp
= I915_READ(reg
);
4170 I915_WRITE(reg
, temp
& ~FDI_RX_PLL_ENABLE
);
4172 /* Wait for the clocks to turn off. */
4177 static void ironlake_fdi_disable(struct drm_crtc
*crtc
)
4179 struct drm_device
*dev
= crtc
->dev
;
4180 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4181 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4182 int pipe
= intel_crtc
->pipe
;
4186 /* disable CPU FDI tx and PCH FDI rx */
4187 reg
= FDI_TX_CTL(pipe
);
4188 temp
= I915_READ(reg
);
4189 I915_WRITE(reg
, temp
& ~FDI_TX_ENABLE
);
4192 reg
= FDI_RX_CTL(pipe
);
4193 temp
= I915_READ(reg
);
4194 temp
&= ~(0x7 << 16);
4195 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
4196 I915_WRITE(reg
, temp
& ~FDI_RX_ENABLE
);
4201 /* Ironlake workaround, disable clock pointer after downing FDI */
4202 if (HAS_PCH_IBX(dev_priv
))
4203 I915_WRITE(FDI_RX_CHICKEN(pipe
), FDI_RX_PHASE_SYNC_POINTER_OVR
);
4205 /* still set train pattern 1 */
4206 reg
= FDI_TX_CTL(pipe
);
4207 temp
= I915_READ(reg
);
4208 temp
&= ~FDI_LINK_TRAIN_NONE
;
4209 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
4210 I915_WRITE(reg
, temp
);
4212 reg
= FDI_RX_CTL(pipe
);
4213 temp
= I915_READ(reg
);
4214 if (HAS_PCH_CPT(dev_priv
)) {
4215 temp
&= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT
;
4216 temp
|= FDI_LINK_TRAIN_PATTERN_1_CPT
;
4218 temp
&= ~FDI_LINK_TRAIN_NONE
;
4219 temp
|= FDI_LINK_TRAIN_PATTERN_1
;
4221 /* BPC in FDI rx is consistent with that in PIPECONF */
4222 temp
&= ~(0x07 << 16);
4223 temp
|= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) << 11;
4224 I915_WRITE(reg
, temp
);
4230 bool intel_has_pending_fb_unpin(struct drm_device
*dev
)
4232 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4233 struct intel_crtc
*crtc
;
4235 /* Note that we don't need to be called with mode_config.lock here
4236 * as our list of CRTC objects is static for the lifetime of the
4237 * device and so cannot disappear as we iterate. Similarly, we can
4238 * happily treat the predicates as racy, atomic checks as userspace
4239 * cannot claim and pin a new fb without at least acquring the
4240 * struct_mutex and so serialising with us.
4242 for_each_intel_crtc(dev
, crtc
) {
4243 if (atomic_read(&crtc
->unpin_work_count
) == 0)
4246 if (crtc
->flip_work
)
4247 intel_wait_for_vblank(dev_priv
, crtc
->pipe
);
4255 static void page_flip_completed(struct intel_crtc
*intel_crtc
)
4257 struct drm_i915_private
*dev_priv
= to_i915(intel_crtc
->base
.dev
);
4258 struct intel_flip_work
*work
= intel_crtc
->flip_work
;
4260 intel_crtc
->flip_work
= NULL
;
4263 drm_crtc_send_vblank_event(&intel_crtc
->base
, work
->event
);
4265 drm_crtc_vblank_put(&intel_crtc
->base
);
4267 wake_up_all(&dev_priv
->pending_flip_queue
);
4268 queue_work(dev_priv
->wq
, &work
->unpin_work
);
4270 trace_i915_flip_complete(intel_crtc
->plane
,
4271 work
->pending_flip_obj
);
4274 static int intel_crtc_wait_for_pending_flips(struct drm_crtc
*crtc
)
4276 struct drm_device
*dev
= crtc
->dev
;
4277 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4280 WARN_ON(waitqueue_active(&dev_priv
->pending_flip_queue
));
4282 ret
= wait_event_interruptible_timeout(
4283 dev_priv
->pending_flip_queue
,
4284 !intel_crtc_has_pending_flip(crtc
),
4291 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4292 struct intel_flip_work
*work
;
4294 spin_lock_irq(&dev
->event_lock
);
4295 work
= intel_crtc
->flip_work
;
4296 if (work
&& !is_mmio_work(work
)) {
4297 WARN_ONCE(1, "Removing stuck page flip\n");
4298 page_flip_completed(intel_crtc
);
4300 spin_unlock_irq(&dev
->event_lock
);
4306 void lpt_disable_iclkip(struct drm_i915_private
*dev_priv
)
4310 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_GATE
);
4312 mutex_lock(&dev_priv
->sb_lock
);
4314 temp
= intel_sbi_read(dev_priv
, SBI_SSCCTL6
, SBI_ICLK
);
4315 temp
|= SBI_SSCCTL_DISABLE
;
4316 intel_sbi_write(dev_priv
, SBI_SSCCTL6
, temp
, SBI_ICLK
);
4318 mutex_unlock(&dev_priv
->sb_lock
);
4321 /* Program iCLKIP clock to the desired frequency */
4322 static void lpt_program_iclkip(struct drm_crtc
*crtc
)
4324 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
4325 int clock
= to_intel_crtc(crtc
)->config
->base
.adjusted_mode
.crtc_clock
;
4326 u32 divsel
, phaseinc
, auxdiv
, phasedir
= 0;
4329 lpt_disable_iclkip(dev_priv
);
4331 /* The iCLK virtual clock root frequency is in MHz,
4332 * but the adjusted_mode->crtc_clock in in KHz. To get the
4333 * divisors, it is necessary to divide one by another, so we
4334 * convert the virtual clock precision to KHz here for higher
4337 for (auxdiv
= 0; auxdiv
< 2; auxdiv
++) {
4338 u32 iclk_virtual_root_freq
= 172800 * 1000;
4339 u32 iclk_pi_range
= 64;
4340 u32 desired_divisor
;
4342 desired_divisor
= DIV_ROUND_CLOSEST(iclk_virtual_root_freq
,
4344 divsel
= (desired_divisor
/ iclk_pi_range
) - 2;
4345 phaseinc
= desired_divisor
% iclk_pi_range
;
4348 * Near 20MHz is a corner case which is
4349 * out of range for the 7-bit divisor
4355 /* This should not happen with any sane values */
4356 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel
) &
4357 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
);
4358 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir
) &
4359 ~SBI_SSCDIVINTPHASE_INCVAL_MASK
);
4361 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
4368 mutex_lock(&dev_priv
->sb_lock
);
4370 /* Program SSCDIVINTPHASE6 */
4371 temp
= intel_sbi_read(dev_priv
, SBI_SSCDIVINTPHASE6
, SBI_ICLK
);
4372 temp
&= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK
;
4373 temp
|= SBI_SSCDIVINTPHASE_DIVSEL(divsel
);
4374 temp
&= ~SBI_SSCDIVINTPHASE_INCVAL_MASK
;
4375 temp
|= SBI_SSCDIVINTPHASE_INCVAL(phaseinc
);
4376 temp
|= SBI_SSCDIVINTPHASE_DIR(phasedir
);
4377 temp
|= SBI_SSCDIVINTPHASE_PROPAGATE
;
4378 intel_sbi_write(dev_priv
, SBI_SSCDIVINTPHASE6
, temp
, SBI_ICLK
);
4380 /* Program SSCAUXDIV */
4381 temp
= intel_sbi_read(dev_priv
, SBI_SSCAUXDIV6
, SBI_ICLK
);
4382 temp
&= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
4383 temp
|= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv
);
4384 intel_sbi_write(dev_priv
, SBI_SSCAUXDIV6
, temp
, SBI_ICLK
);
4386 /* Enable modulator and associated divider */
4387 temp
= intel_sbi_read(dev_priv
, SBI_SSCCTL6
, SBI_ICLK
);
4388 temp
&= ~SBI_SSCCTL_DISABLE
;
4389 intel_sbi_write(dev_priv
, SBI_SSCCTL6
, temp
, SBI_ICLK
);
4391 mutex_unlock(&dev_priv
->sb_lock
);
4393 /* Wait for initialization time */
4396 I915_WRITE(PIXCLK_GATE
, PIXCLK_GATE_UNGATE
);
4399 int lpt_get_iclkip(struct drm_i915_private
*dev_priv
)
4401 u32 divsel
, phaseinc
, auxdiv
;
4402 u32 iclk_virtual_root_freq
= 172800 * 1000;
4403 u32 iclk_pi_range
= 64;
4404 u32 desired_divisor
;
4407 if ((I915_READ(PIXCLK_GATE
) & PIXCLK_GATE_UNGATE
) == 0)
4410 mutex_lock(&dev_priv
->sb_lock
);
4412 temp
= intel_sbi_read(dev_priv
, SBI_SSCCTL6
, SBI_ICLK
);
4413 if (temp
& SBI_SSCCTL_DISABLE
) {
4414 mutex_unlock(&dev_priv
->sb_lock
);
4418 temp
= intel_sbi_read(dev_priv
, SBI_SSCDIVINTPHASE6
, SBI_ICLK
);
4419 divsel
= (temp
& SBI_SSCDIVINTPHASE_DIVSEL_MASK
) >>
4420 SBI_SSCDIVINTPHASE_DIVSEL_SHIFT
;
4421 phaseinc
= (temp
& SBI_SSCDIVINTPHASE_INCVAL_MASK
) >>
4422 SBI_SSCDIVINTPHASE_INCVAL_SHIFT
;
4424 temp
= intel_sbi_read(dev_priv
, SBI_SSCAUXDIV6
, SBI_ICLK
);
4425 auxdiv
= (temp
& SBI_SSCAUXDIV_FINALDIV2SEL_MASK
) >>
4426 SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT
;
4428 mutex_unlock(&dev_priv
->sb_lock
);
4430 desired_divisor
= (divsel
+ 2) * iclk_pi_range
+ phaseinc
;
4432 return DIV_ROUND_CLOSEST(iclk_virtual_root_freq
,
4433 desired_divisor
<< auxdiv
);
4436 static void ironlake_pch_transcoder_set_timings(struct intel_crtc
*crtc
,
4437 enum pipe pch_transcoder
)
4439 struct drm_device
*dev
= crtc
->base
.dev
;
4440 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4441 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
4443 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder
),
4444 I915_READ(HTOTAL(cpu_transcoder
)));
4445 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder
),
4446 I915_READ(HBLANK(cpu_transcoder
)));
4447 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder
),
4448 I915_READ(HSYNC(cpu_transcoder
)));
4450 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder
),
4451 I915_READ(VTOTAL(cpu_transcoder
)));
4452 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder
),
4453 I915_READ(VBLANK(cpu_transcoder
)));
4454 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder
),
4455 I915_READ(VSYNC(cpu_transcoder
)));
4456 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder
),
4457 I915_READ(VSYNCSHIFT(cpu_transcoder
)));
4460 static void cpt_set_fdi_bc_bifurcation(struct drm_device
*dev
, bool enable
)
4462 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4465 temp
= I915_READ(SOUTH_CHICKEN1
);
4466 if (!!(temp
& FDI_BC_BIFURCATION_SELECT
) == enable
)
4469 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B
)) & FDI_RX_ENABLE
);
4470 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C
)) & FDI_RX_ENABLE
);
4472 temp
&= ~FDI_BC_BIFURCATION_SELECT
;
4474 temp
|= FDI_BC_BIFURCATION_SELECT
;
4476 DRM_DEBUG_KMS("%sabling fdi C rx\n", enable
? "en" : "dis");
4477 I915_WRITE(SOUTH_CHICKEN1
, temp
);
4478 POSTING_READ(SOUTH_CHICKEN1
);
4481 static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc
*intel_crtc
)
4483 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4485 switch (intel_crtc
->pipe
) {
4489 if (intel_crtc
->config
->fdi_lanes
> 2)
4490 cpt_set_fdi_bc_bifurcation(dev
, false);
4492 cpt_set_fdi_bc_bifurcation(dev
, true);
4496 cpt_set_fdi_bc_bifurcation(dev
, true);
4504 /* Return which DP Port should be selected for Transcoder DP control */
4506 intel_trans_dp_port_sel(struct drm_crtc
*crtc
)
4508 struct drm_device
*dev
= crtc
->dev
;
4509 struct intel_encoder
*encoder
;
4511 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
4512 if (encoder
->type
== INTEL_OUTPUT_DP
||
4513 encoder
->type
== INTEL_OUTPUT_EDP
)
4514 return enc_to_dig_port(&encoder
->base
)->port
;
4521 * Enable PCH resources required for PCH ports:
4523 * - FDI training & RX/TX
4524 * - update transcoder timings
4525 * - DP transcoding bits
4528 static void ironlake_pch_enable(struct drm_crtc
*crtc
)
4530 struct drm_device
*dev
= crtc
->dev
;
4531 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4532 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4533 int pipe
= intel_crtc
->pipe
;
4536 assert_pch_transcoder_disabled(dev_priv
, pipe
);
4538 if (IS_IVYBRIDGE(dev_priv
))
4539 ivybridge_update_fdi_bc_bifurcation(intel_crtc
);
4541 /* Write the TU size bits before fdi link training, so that error
4542 * detection works. */
4543 I915_WRITE(FDI_RX_TUSIZE1(pipe
),
4544 I915_READ(PIPE_DATA_M1(pipe
)) & TU_SIZE_MASK
);
4546 /* For PCH output, training FDI link */
4547 dev_priv
->display
.fdi_link_train(crtc
);
4549 /* We need to program the right clock selection before writing the pixel
4550 * mutliplier into the DPLL. */
4551 if (HAS_PCH_CPT(dev_priv
)) {
4554 temp
= I915_READ(PCH_DPLL_SEL
);
4555 temp
|= TRANS_DPLL_ENABLE(pipe
);
4556 sel
= TRANS_DPLLB_SEL(pipe
);
4557 if (intel_crtc
->config
->shared_dpll
==
4558 intel_get_shared_dpll_by_id(dev_priv
, DPLL_ID_PCH_PLL_B
))
4562 I915_WRITE(PCH_DPLL_SEL
, temp
);
4565 /* XXX: pch pll's can be enabled any time before we enable the PCH
4566 * transcoder, and we actually should do this to not upset any PCH
4567 * transcoder that already use the clock when we share it.
4569 * Note that enable_shared_dpll tries to do the right thing, but
4570 * get_shared_dpll unconditionally resets the pll - we need that to have
4571 * the right LVDS enable sequence. */
4572 intel_enable_shared_dpll(intel_crtc
);
4574 /* set transcoder timing, panel must allow it */
4575 assert_panel_unlocked(dev_priv
, pipe
);
4576 ironlake_pch_transcoder_set_timings(intel_crtc
, pipe
);
4578 intel_fdi_normal_train(crtc
);
4580 /* For PCH DP, enable TRANS_DP_CTL */
4581 if (HAS_PCH_CPT(dev_priv
) &&
4582 intel_crtc_has_dp_encoder(intel_crtc
->config
)) {
4583 const struct drm_display_mode
*adjusted_mode
=
4584 &intel_crtc
->config
->base
.adjusted_mode
;
4585 u32 bpc
= (I915_READ(PIPECONF(pipe
)) & PIPECONF_BPC_MASK
) >> 5;
4586 i915_reg_t reg
= TRANS_DP_CTL(pipe
);
4587 temp
= I915_READ(reg
);
4588 temp
&= ~(TRANS_DP_PORT_SEL_MASK
|
4589 TRANS_DP_SYNC_MASK
|
4591 temp
|= TRANS_DP_OUTPUT_ENABLE
;
4592 temp
|= bpc
<< 9; /* same format but at 11:9 */
4594 if (adjusted_mode
->flags
& DRM_MODE_FLAG_PHSYNC
)
4595 temp
|= TRANS_DP_HSYNC_ACTIVE_HIGH
;
4596 if (adjusted_mode
->flags
& DRM_MODE_FLAG_PVSYNC
)
4597 temp
|= TRANS_DP_VSYNC_ACTIVE_HIGH
;
4599 switch (intel_trans_dp_port_sel(crtc
)) {
4601 temp
|= TRANS_DP_PORT_SEL_B
;
4604 temp
|= TRANS_DP_PORT_SEL_C
;
4607 temp
|= TRANS_DP_PORT_SEL_D
;
4613 I915_WRITE(reg
, temp
);
4616 ironlake_enable_pch_transcoder(dev_priv
, pipe
);
4619 static void lpt_pch_enable(struct drm_crtc
*crtc
)
4621 struct drm_device
*dev
= crtc
->dev
;
4622 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4623 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4624 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
4626 assert_pch_transcoder_disabled(dev_priv
, TRANSCODER_A
);
4628 lpt_program_iclkip(crtc
);
4630 /* Set transcoder timing. */
4631 ironlake_pch_transcoder_set_timings(intel_crtc
, PIPE_A
);
4633 lpt_enable_pch_transcoder(dev_priv
, cpu_transcoder
);
4636 static void cpt_verify_modeset(struct drm_device
*dev
, int pipe
)
4638 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4639 i915_reg_t dslreg
= PIPEDSL(pipe
);
4642 temp
= I915_READ(dslreg
);
4644 if (wait_for(I915_READ(dslreg
) != temp
, 5)) {
4645 if (wait_for(I915_READ(dslreg
) != temp
, 5))
4646 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe
));
4651 skl_update_scaler(struct intel_crtc_state
*crtc_state
, bool force_detach
,
4652 unsigned scaler_user
, int *scaler_id
, unsigned int rotation
,
4653 int src_w
, int src_h
, int dst_w
, int dst_h
)
4655 struct intel_crtc_scaler_state
*scaler_state
=
4656 &crtc_state
->scaler_state
;
4657 struct intel_crtc
*intel_crtc
=
4658 to_intel_crtc(crtc_state
->base
.crtc
);
4661 need_scaling
= drm_rotation_90_or_270(rotation
) ?
4662 (src_h
!= dst_w
|| src_w
!= dst_h
):
4663 (src_w
!= dst_w
|| src_h
!= dst_h
);
4666 * if plane is being disabled or scaler is no more required or force detach
4667 * - free scaler binded to this plane/crtc
4668 * - in order to do this, update crtc->scaler_usage
4670 * Here scaler state in crtc_state is set free so that
4671 * scaler can be assigned to other user. Actual register
4672 * update to free the scaler is done in plane/panel-fit programming.
4673 * For this purpose crtc/plane_state->scaler_id isn't reset here.
4675 if (force_detach
|| !need_scaling
) {
4676 if (*scaler_id
>= 0) {
4677 scaler_state
->scaler_users
&= ~(1 << scaler_user
);
4678 scaler_state
->scalers
[*scaler_id
].in_use
= 0;
4680 DRM_DEBUG_KMS("scaler_user index %u.%u: "
4681 "Staged freeing scaler id %d scaler_users = 0x%x\n",
4682 intel_crtc
->pipe
, scaler_user
, *scaler_id
,
4683 scaler_state
->scaler_users
);
4690 if (src_w
< SKL_MIN_SRC_W
|| src_h
< SKL_MIN_SRC_H
||
4691 dst_w
< SKL_MIN_DST_W
|| dst_h
< SKL_MIN_DST_H
||
4693 src_w
> SKL_MAX_SRC_W
|| src_h
> SKL_MAX_SRC_H
||
4694 dst_w
> SKL_MAX_DST_W
|| dst_h
> SKL_MAX_DST_H
) {
4695 DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u "
4696 "size is out of scaler range\n",
4697 intel_crtc
->pipe
, scaler_user
, src_w
, src_h
, dst_w
, dst_h
);
4701 /* mark this plane as a scaler user in crtc_state */
4702 scaler_state
->scaler_users
|= (1 << scaler_user
);
4703 DRM_DEBUG_KMS("scaler_user index %u.%u: "
4704 "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n",
4705 intel_crtc
->pipe
, scaler_user
, src_w
, src_h
, dst_w
, dst_h
,
4706 scaler_state
->scaler_users
);
4712 * skl_update_scaler_crtc - Stages update to scaler state for a given crtc.
4714 * @state: crtc's scaler state
4717 * 0 - scaler_usage updated successfully
4718 * error - requested scaling cannot be supported or other error condition
4720 int skl_update_scaler_crtc(struct intel_crtc_state
*state
)
4722 const struct drm_display_mode
*adjusted_mode
= &state
->base
.adjusted_mode
;
4724 return skl_update_scaler(state
, !state
->base
.active
, SKL_CRTC_INDEX
,
4725 &state
->scaler_state
.scaler_id
, DRM_ROTATE_0
,
4726 state
->pipe_src_w
, state
->pipe_src_h
,
4727 adjusted_mode
->crtc_hdisplay
, adjusted_mode
->crtc_vdisplay
);
4731 * skl_update_scaler_plane - Stages update to scaler state for a given plane.
4733 * @state: crtc's scaler state
4734 * @plane_state: atomic plane state to update
4737 * 0 - scaler_usage updated successfully
4738 * error - requested scaling cannot be supported or other error condition
4740 static int skl_update_scaler_plane(struct intel_crtc_state
*crtc_state
,
4741 struct intel_plane_state
*plane_state
)
4744 struct intel_plane
*intel_plane
=
4745 to_intel_plane(plane_state
->base
.plane
);
4746 struct drm_framebuffer
*fb
= plane_state
->base
.fb
;
4749 bool force_detach
= !fb
|| !plane_state
->base
.visible
;
4751 ret
= skl_update_scaler(crtc_state
, force_detach
,
4752 drm_plane_index(&intel_plane
->base
),
4753 &plane_state
->scaler_id
,
4754 plane_state
->base
.rotation
,
4755 drm_rect_width(&plane_state
->base
.src
) >> 16,
4756 drm_rect_height(&plane_state
->base
.src
) >> 16,
4757 drm_rect_width(&plane_state
->base
.dst
),
4758 drm_rect_height(&plane_state
->base
.dst
));
4760 if (ret
|| plane_state
->scaler_id
< 0)
4763 /* check colorkey */
4764 if (plane_state
->ckey
.flags
!= I915_SET_COLORKEY_NONE
) {
4765 DRM_DEBUG_KMS("[PLANE:%d:%s] scaling with color key not allowed",
4766 intel_plane
->base
.base
.id
,
4767 intel_plane
->base
.name
);
4771 /* Check src format */
4772 switch (fb
->pixel_format
) {
4773 case DRM_FORMAT_RGB565
:
4774 case DRM_FORMAT_XBGR8888
:
4775 case DRM_FORMAT_XRGB8888
:
4776 case DRM_FORMAT_ABGR8888
:
4777 case DRM_FORMAT_ARGB8888
:
4778 case DRM_FORMAT_XRGB2101010
:
4779 case DRM_FORMAT_XBGR2101010
:
4780 case DRM_FORMAT_YUYV
:
4781 case DRM_FORMAT_YVYU
:
4782 case DRM_FORMAT_UYVY
:
4783 case DRM_FORMAT_VYUY
:
4786 DRM_DEBUG_KMS("[PLANE:%d:%s] FB:%d unsupported scaling format 0x%x\n",
4787 intel_plane
->base
.base
.id
, intel_plane
->base
.name
,
4788 fb
->base
.id
, fb
->pixel_format
);
4795 static void skylake_scaler_disable(struct intel_crtc
*crtc
)
4799 for (i
= 0; i
< crtc
->num_scalers
; i
++)
4800 skl_detach_scaler(crtc
, i
);
4803 static void skylake_pfit_enable(struct intel_crtc
*crtc
)
4805 struct drm_device
*dev
= crtc
->base
.dev
;
4806 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4807 int pipe
= crtc
->pipe
;
4808 struct intel_crtc_scaler_state
*scaler_state
=
4809 &crtc
->config
->scaler_state
;
4811 DRM_DEBUG_KMS("for crtc_state = %p\n", crtc
->config
);
4813 if (crtc
->config
->pch_pfit
.enabled
) {
4816 if (WARN_ON(crtc
->config
->scaler_state
.scaler_id
< 0)) {
4817 DRM_ERROR("Requesting pfit without getting a scaler first\n");
4821 id
= scaler_state
->scaler_id
;
4822 I915_WRITE(SKL_PS_CTRL(pipe
, id
), PS_SCALER_EN
|
4823 PS_FILTER_MEDIUM
| scaler_state
->scalers
[id
].mode
);
4824 I915_WRITE(SKL_PS_WIN_POS(pipe
, id
), crtc
->config
->pch_pfit
.pos
);
4825 I915_WRITE(SKL_PS_WIN_SZ(pipe
, id
), crtc
->config
->pch_pfit
.size
);
4827 DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc
->config
, id
);
4831 static void ironlake_pfit_enable(struct intel_crtc
*crtc
)
4833 struct drm_device
*dev
= crtc
->base
.dev
;
4834 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4835 int pipe
= crtc
->pipe
;
4837 if (crtc
->config
->pch_pfit
.enabled
) {
4838 /* Force use of hard-coded filter coefficients
4839 * as some pre-programmed values are broken,
4842 if (IS_IVYBRIDGE(dev_priv
) || IS_HASWELL(dev_priv
))
4843 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
|
4844 PF_PIPE_SEL_IVB(pipe
));
4846 I915_WRITE(PF_CTL(pipe
), PF_ENABLE
| PF_FILTER_MED_3x3
);
4847 I915_WRITE(PF_WIN_POS(pipe
), crtc
->config
->pch_pfit
.pos
);
4848 I915_WRITE(PF_WIN_SZ(pipe
), crtc
->config
->pch_pfit
.size
);
4852 void hsw_enable_ips(struct intel_crtc
*crtc
)
4854 struct drm_device
*dev
= crtc
->base
.dev
;
4855 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4857 if (!crtc
->config
->ips_enabled
)
4861 * We can only enable IPS after we enable a plane and wait for a vblank
4862 * This function is called from post_plane_update, which is run after
4866 assert_plane_enabled(dev_priv
, crtc
->plane
);
4867 if (IS_BROADWELL(dev_priv
)) {
4868 mutex_lock(&dev_priv
->rps
.hw_lock
);
4869 WARN_ON(sandybridge_pcode_write(dev_priv
, DISPLAY_IPS_CONTROL
, 0xc0000000));
4870 mutex_unlock(&dev_priv
->rps
.hw_lock
);
4871 /* Quoting Art Runyan: "its not safe to expect any particular
4872 * value in IPS_CTL bit 31 after enabling IPS through the
4873 * mailbox." Moreover, the mailbox may return a bogus state,
4874 * so we need to just enable it and continue on.
4877 I915_WRITE(IPS_CTL
, IPS_ENABLE
);
4878 /* The bit only becomes 1 in the next vblank, so this wait here
4879 * is essentially intel_wait_for_vblank. If we don't have this
4880 * and don't wait for vblanks until the end of crtc_enable, then
4881 * the HW state readout code will complain that the expected
4882 * IPS_CTL value is not the one we read. */
4883 if (intel_wait_for_register(dev_priv
,
4884 IPS_CTL
, IPS_ENABLE
, IPS_ENABLE
,
4886 DRM_ERROR("Timed out waiting for IPS enable\n");
4890 void hsw_disable_ips(struct intel_crtc
*crtc
)
4892 struct drm_device
*dev
= crtc
->base
.dev
;
4893 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4895 if (!crtc
->config
->ips_enabled
)
4898 assert_plane_enabled(dev_priv
, crtc
->plane
);
4899 if (IS_BROADWELL(dev_priv
)) {
4900 mutex_lock(&dev_priv
->rps
.hw_lock
);
4901 WARN_ON(sandybridge_pcode_write(dev_priv
, DISPLAY_IPS_CONTROL
, 0));
4902 mutex_unlock(&dev_priv
->rps
.hw_lock
);
4903 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
4904 if (intel_wait_for_register(dev_priv
,
4905 IPS_CTL
, IPS_ENABLE
, 0,
4907 DRM_ERROR("Timed out waiting for IPS disable\n");
4909 I915_WRITE(IPS_CTL
, 0);
4910 POSTING_READ(IPS_CTL
);
4913 /* We need to wait for a vblank before we can disable the plane. */
4914 intel_wait_for_vblank(dev_priv
, crtc
->pipe
);
4917 static void intel_crtc_dpms_overlay_disable(struct intel_crtc
*intel_crtc
)
4919 if (intel_crtc
->overlay
) {
4920 struct drm_device
*dev
= intel_crtc
->base
.dev
;
4921 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4923 mutex_lock(&dev
->struct_mutex
);
4924 dev_priv
->mm
.interruptible
= false;
4925 (void) intel_overlay_switch_off(intel_crtc
->overlay
);
4926 dev_priv
->mm
.interruptible
= true;
4927 mutex_unlock(&dev
->struct_mutex
);
4930 /* Let userspace switch the overlay on again. In most cases userspace
4931 * has to recompute where to put it anyway.
4936 * intel_post_enable_primary - Perform operations after enabling primary plane
4937 * @crtc: the CRTC whose primary plane was just enabled
4939 * Performs potentially sleeping operations that must be done after the primary
4940 * plane is enabled, such as updating FBC and IPS. Note that this may be
4941 * called due to an explicit primary plane update, or due to an implicit
4942 * re-enable that is caused when a sprite plane is updated to no longer
4943 * completely hide the primary plane.
4946 intel_post_enable_primary(struct drm_crtc
*crtc
)
4948 struct drm_device
*dev
= crtc
->dev
;
4949 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4950 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4951 int pipe
= intel_crtc
->pipe
;
4954 * FIXME IPS should be fine as long as one plane is
4955 * enabled, but in practice it seems to have problems
4956 * when going from primary only to sprite only and vice
4959 hsw_enable_ips(intel_crtc
);
4962 * Gen2 reports pipe underruns whenever all planes are disabled.
4963 * So don't enable underrun reporting before at least some planes
4965 * FIXME: Need to fix the logic to work when we turn off all planes
4966 * but leave the pipe running.
4968 if (IS_GEN2(dev_priv
))
4969 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
4971 /* Underruns don't always raise interrupts, so check manually. */
4972 intel_check_cpu_fifo_underruns(dev_priv
);
4973 intel_check_pch_fifo_underruns(dev_priv
);
4976 /* FIXME move all this to pre_plane_update() with proper state tracking */
4978 intel_pre_disable_primary(struct drm_crtc
*crtc
)
4980 struct drm_device
*dev
= crtc
->dev
;
4981 struct drm_i915_private
*dev_priv
= to_i915(dev
);
4982 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
4983 int pipe
= intel_crtc
->pipe
;
4986 * Gen2 reports pipe underruns whenever all planes are disabled.
4987 * So diasble underrun reporting before all the planes get disabled.
4988 * FIXME: Need to fix the logic to work when we turn off all planes
4989 * but leave the pipe running.
4991 if (IS_GEN2(dev_priv
))
4992 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
4995 * FIXME IPS should be fine as long as one plane is
4996 * enabled, but in practice it seems to have problems
4997 * when going from primary only to sprite only and vice
5000 hsw_disable_ips(intel_crtc
);
5003 /* FIXME get rid of this and use pre_plane_update */
5005 intel_pre_disable_primary_noatomic(struct drm_crtc
*crtc
)
5007 struct drm_device
*dev
= crtc
->dev
;
5008 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5009 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5010 int pipe
= intel_crtc
->pipe
;
5012 intel_pre_disable_primary(crtc
);
5015 * Vblank time updates from the shadow to live plane control register
5016 * are blocked if the memory self-refresh mode is active at that
5017 * moment. So to make sure the plane gets truly disabled, disable
5018 * first the self-refresh mode. The self-refresh enable bit in turn
5019 * will be checked/applied by the HW only at the next frame start
5020 * event which is after the vblank start event, so we need to have a
5021 * wait-for-vblank between disabling the plane and the pipe.
5023 if (HAS_GMCH_DISPLAY(dev_priv
)) {
5024 intel_set_memory_cxsr(dev_priv
, false);
5025 dev_priv
->wm
.vlv
.cxsr
= false;
5026 intel_wait_for_vblank(dev_priv
, pipe
);
5030 static void intel_post_plane_update(struct intel_crtc_state
*old_crtc_state
)
5032 struct intel_crtc
*crtc
= to_intel_crtc(old_crtc_state
->base
.crtc
);
5033 struct drm_atomic_state
*old_state
= old_crtc_state
->base
.state
;
5034 struct intel_crtc_state
*pipe_config
=
5035 to_intel_crtc_state(crtc
->base
.state
);
5036 struct drm_plane
*primary
= crtc
->base
.primary
;
5037 struct drm_plane_state
*old_pri_state
=
5038 drm_atomic_get_existing_plane_state(old_state
, primary
);
5040 intel_frontbuffer_flip(to_i915(crtc
->base
.dev
), pipe_config
->fb_bits
);
5042 crtc
->wm
.cxsr_allowed
= true;
5044 if (pipe_config
->update_wm_post
&& pipe_config
->base
.active
)
5045 intel_update_watermarks(crtc
);
5047 if (old_pri_state
) {
5048 struct intel_plane_state
*primary_state
=
5049 to_intel_plane_state(primary
->state
);
5050 struct intel_plane_state
*old_primary_state
=
5051 to_intel_plane_state(old_pri_state
);
5053 intel_fbc_post_update(crtc
);
5055 if (primary_state
->base
.visible
&&
5056 (needs_modeset(&pipe_config
->base
) ||
5057 !old_primary_state
->base
.visible
))
5058 intel_post_enable_primary(&crtc
->base
);
5062 static void intel_pre_plane_update(struct intel_crtc_state
*old_crtc_state
)
5064 struct intel_crtc
*crtc
= to_intel_crtc(old_crtc_state
->base
.crtc
);
5065 struct drm_device
*dev
= crtc
->base
.dev
;
5066 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5067 struct intel_crtc_state
*pipe_config
=
5068 to_intel_crtc_state(crtc
->base
.state
);
5069 struct drm_atomic_state
*old_state
= old_crtc_state
->base
.state
;
5070 struct drm_plane
*primary
= crtc
->base
.primary
;
5071 struct drm_plane_state
*old_pri_state
=
5072 drm_atomic_get_existing_plane_state(old_state
, primary
);
5073 bool modeset
= needs_modeset(&pipe_config
->base
);
5074 struct intel_atomic_state
*old_intel_state
=
5075 to_intel_atomic_state(old_state
);
5077 if (old_pri_state
) {
5078 struct intel_plane_state
*primary_state
=
5079 to_intel_plane_state(primary
->state
);
5080 struct intel_plane_state
*old_primary_state
=
5081 to_intel_plane_state(old_pri_state
);
5083 intel_fbc_pre_update(crtc
, pipe_config
, primary_state
);
5085 if (old_primary_state
->base
.visible
&&
5086 (modeset
|| !primary_state
->base
.visible
))
5087 intel_pre_disable_primary(&crtc
->base
);
5090 if (pipe_config
->disable_cxsr
&& HAS_GMCH_DISPLAY(dev_priv
)) {
5091 crtc
->wm
.cxsr_allowed
= false;
5094 * Vblank time updates from the shadow to live plane control register
5095 * are blocked if the memory self-refresh mode is active at that
5096 * moment. So to make sure the plane gets truly disabled, disable
5097 * first the self-refresh mode. The self-refresh enable bit in turn
5098 * will be checked/applied by the HW only at the next frame start
5099 * event which is after the vblank start event, so we need to have a
5100 * wait-for-vblank between disabling the plane and the pipe.
5102 if (old_crtc_state
->base
.active
) {
5103 intel_set_memory_cxsr(dev_priv
, false);
5104 dev_priv
->wm
.vlv
.cxsr
= false;
5105 intel_wait_for_vblank(dev_priv
, crtc
->pipe
);
5110 * IVB workaround: must disable low power watermarks for at least
5111 * one frame before enabling scaling. LP watermarks can be re-enabled
5112 * when scaling is disabled.
5114 * WaCxSRDisabledForSpriteScaling:ivb
5116 if (pipe_config
->disable_lp_wm
) {
5117 ilk_disable_lp_wm(dev
);
5118 intel_wait_for_vblank(dev_priv
, crtc
->pipe
);
5122 * If we're doing a modeset, we're done. No need to do any pre-vblank
5123 * watermark programming here.
5125 if (needs_modeset(&pipe_config
->base
))
5129 * For platforms that support atomic watermarks, program the
5130 * 'intermediate' watermarks immediately. On pre-gen9 platforms, these
5131 * will be the intermediate values that are safe for both pre- and
5132 * post- vblank; when vblank happens, the 'active' values will be set
5133 * to the final 'target' values and we'll do this again to get the
5134 * optimal watermarks. For gen9+ platforms, the values we program here
5135 * will be the final target values which will get automatically latched
5136 * at vblank time; no further programming will be necessary.
5138 * If a platform hasn't been transitioned to atomic watermarks yet,
5139 * we'll continue to update watermarks the old way, if flags tell
5142 if (dev_priv
->display
.initial_watermarks
!= NULL
)
5143 dev_priv
->display
.initial_watermarks(old_intel_state
,
5145 else if (pipe_config
->update_wm_pre
)
5146 intel_update_watermarks(crtc
);
5149 static void intel_crtc_disable_planes(struct drm_crtc
*crtc
, unsigned plane_mask
)
5151 struct drm_device
*dev
= crtc
->dev
;
5152 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5153 struct drm_plane
*p
;
5154 int pipe
= intel_crtc
->pipe
;
5156 intel_crtc_dpms_overlay_disable(intel_crtc
);
5158 drm_for_each_plane_mask(p
, dev
, plane_mask
)
5159 to_intel_plane(p
)->disable_plane(p
, crtc
);
5162 * FIXME: Once we grow proper nuclear flip support out of this we need
5163 * to compute the mask of flip planes precisely. For the time being
5164 * consider this a flip to a NULL plane.
5166 intel_frontbuffer_flip(to_i915(dev
), INTEL_FRONTBUFFER_ALL_MASK(pipe
));
5169 static void intel_encoders_pre_pll_enable(struct drm_crtc
*crtc
,
5170 struct intel_crtc_state
*crtc_state
,
5171 struct drm_atomic_state
*old_state
)
5173 struct drm_connector_state
*old_conn_state
;
5174 struct drm_connector
*conn
;
5177 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5178 struct drm_connector_state
*conn_state
= conn
->state
;
5179 struct intel_encoder
*encoder
=
5180 to_intel_encoder(conn_state
->best_encoder
);
5182 if (conn_state
->crtc
!= crtc
)
5185 if (encoder
->pre_pll_enable
)
5186 encoder
->pre_pll_enable(encoder
, crtc_state
, conn_state
);
5190 static void intel_encoders_pre_enable(struct drm_crtc
*crtc
,
5191 struct intel_crtc_state
*crtc_state
,
5192 struct drm_atomic_state
*old_state
)
5194 struct drm_connector_state
*old_conn_state
;
5195 struct drm_connector
*conn
;
5198 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5199 struct drm_connector_state
*conn_state
= conn
->state
;
5200 struct intel_encoder
*encoder
=
5201 to_intel_encoder(conn_state
->best_encoder
);
5203 if (conn_state
->crtc
!= crtc
)
5206 if (encoder
->pre_enable
)
5207 encoder
->pre_enable(encoder
, crtc_state
, conn_state
);
5211 static void intel_encoders_enable(struct drm_crtc
*crtc
,
5212 struct intel_crtc_state
*crtc_state
,
5213 struct drm_atomic_state
*old_state
)
5215 struct drm_connector_state
*old_conn_state
;
5216 struct drm_connector
*conn
;
5219 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5220 struct drm_connector_state
*conn_state
= conn
->state
;
5221 struct intel_encoder
*encoder
=
5222 to_intel_encoder(conn_state
->best_encoder
);
5224 if (conn_state
->crtc
!= crtc
)
5227 encoder
->enable(encoder
, crtc_state
, conn_state
);
5228 intel_opregion_notify_encoder(encoder
, true);
5232 static void intel_encoders_disable(struct drm_crtc
*crtc
,
5233 struct intel_crtc_state
*old_crtc_state
,
5234 struct drm_atomic_state
*old_state
)
5236 struct drm_connector_state
*old_conn_state
;
5237 struct drm_connector
*conn
;
5240 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5241 struct intel_encoder
*encoder
=
5242 to_intel_encoder(old_conn_state
->best_encoder
);
5244 if (old_conn_state
->crtc
!= crtc
)
5247 intel_opregion_notify_encoder(encoder
, false);
5248 encoder
->disable(encoder
, old_crtc_state
, old_conn_state
);
5252 static void intel_encoders_post_disable(struct drm_crtc
*crtc
,
5253 struct intel_crtc_state
*old_crtc_state
,
5254 struct drm_atomic_state
*old_state
)
5256 struct drm_connector_state
*old_conn_state
;
5257 struct drm_connector
*conn
;
5260 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5261 struct intel_encoder
*encoder
=
5262 to_intel_encoder(old_conn_state
->best_encoder
);
5264 if (old_conn_state
->crtc
!= crtc
)
5267 if (encoder
->post_disable
)
5268 encoder
->post_disable(encoder
, old_crtc_state
, old_conn_state
);
5272 static void intel_encoders_post_pll_disable(struct drm_crtc
*crtc
,
5273 struct intel_crtc_state
*old_crtc_state
,
5274 struct drm_atomic_state
*old_state
)
5276 struct drm_connector_state
*old_conn_state
;
5277 struct drm_connector
*conn
;
5280 for_each_connector_in_state(old_state
, conn
, old_conn_state
, i
) {
5281 struct intel_encoder
*encoder
=
5282 to_intel_encoder(old_conn_state
->best_encoder
);
5284 if (old_conn_state
->crtc
!= crtc
)
5287 if (encoder
->post_pll_disable
)
5288 encoder
->post_pll_disable(encoder
, old_crtc_state
, old_conn_state
);
5292 static void ironlake_crtc_enable(struct intel_crtc_state
*pipe_config
,
5293 struct drm_atomic_state
*old_state
)
5295 struct drm_crtc
*crtc
= pipe_config
->base
.crtc
;
5296 struct drm_device
*dev
= crtc
->dev
;
5297 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5298 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5299 int pipe
= intel_crtc
->pipe
;
5300 struct intel_atomic_state
*old_intel_state
=
5301 to_intel_atomic_state(old_state
);
5303 if (WARN_ON(intel_crtc
->active
))
5307 * Sometimes spurious CPU pipe underruns happen during FDI
5308 * training, at least with VGA+HDMI cloning. Suppress them.
5310 * On ILK we get an occasional spurious CPU pipe underruns
5311 * between eDP port A enable and vdd enable. Also PCH port
5312 * enable seems to result in the occasional CPU pipe underrun.
5314 * Spurious PCH underruns also occur during PCH enabling.
5316 if (intel_crtc
->config
->has_pch_encoder
|| IS_GEN5(dev_priv
))
5317 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
5318 if (intel_crtc
->config
->has_pch_encoder
)
5319 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, false);
5321 if (intel_crtc
->config
->has_pch_encoder
)
5322 intel_prepare_shared_dpll(intel_crtc
);
5324 if (intel_crtc_has_dp_encoder(intel_crtc
->config
))
5325 intel_dp_set_m_n(intel_crtc
, M1_N1
);
5327 intel_set_pipe_timings(intel_crtc
);
5328 intel_set_pipe_src_size(intel_crtc
);
5330 if (intel_crtc
->config
->has_pch_encoder
) {
5331 intel_cpu_transcoder_set_m_n(intel_crtc
,
5332 &intel_crtc
->config
->fdi_m_n
, NULL
);
5335 ironlake_set_pipeconf(crtc
);
5337 intel_crtc
->active
= true;
5339 intel_encoders_pre_enable(crtc
, pipe_config
, old_state
);
5341 if (intel_crtc
->config
->has_pch_encoder
) {
5342 /* Note: FDI PLL enabling _must_ be done before we enable the
5343 * cpu pipes, hence this is separate from all the other fdi/pch
5345 ironlake_fdi_pll_enable(intel_crtc
);
5347 assert_fdi_tx_disabled(dev_priv
, pipe
);
5348 assert_fdi_rx_disabled(dev_priv
, pipe
);
5351 ironlake_pfit_enable(intel_crtc
);
5354 * On ILK+ LUT must be loaded before the pipe is running but with
5357 intel_color_load_luts(&pipe_config
->base
);
5359 if (dev_priv
->display
.initial_watermarks
!= NULL
)
5360 dev_priv
->display
.initial_watermarks(old_intel_state
, intel_crtc
->config
);
5361 intel_enable_pipe(intel_crtc
);
5363 if (intel_crtc
->config
->has_pch_encoder
)
5364 ironlake_pch_enable(crtc
);
5366 assert_vblank_disabled(crtc
);
5367 drm_crtc_vblank_on(crtc
);
5369 intel_encoders_enable(crtc
, pipe_config
, old_state
);
5371 if (HAS_PCH_CPT(dev_priv
))
5372 cpt_verify_modeset(dev
, intel_crtc
->pipe
);
5374 /* Must wait for vblank to avoid spurious PCH FIFO underruns */
5375 if (intel_crtc
->config
->has_pch_encoder
)
5376 intel_wait_for_vblank(dev_priv
, pipe
);
5377 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5378 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, true);
5381 /* IPS only exists on ULT machines and is tied to pipe A. */
5382 static bool hsw_crtc_supports_ips(struct intel_crtc
*crtc
)
5384 return HAS_IPS(to_i915(crtc
->base
.dev
)) && crtc
->pipe
== PIPE_A
;
5387 static void haswell_crtc_enable(struct intel_crtc_state
*pipe_config
,
5388 struct drm_atomic_state
*old_state
)
5390 struct drm_crtc
*crtc
= pipe_config
->base
.crtc
;
5391 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
5392 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5393 int pipe
= intel_crtc
->pipe
, hsw_workaround_pipe
;
5394 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
5395 struct intel_atomic_state
*old_intel_state
=
5396 to_intel_atomic_state(old_state
);
5398 if (WARN_ON(intel_crtc
->active
))
5401 if (intel_crtc
->config
->has_pch_encoder
)
5402 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5405 intel_encoders_pre_pll_enable(crtc
, pipe_config
, old_state
);
5407 if (intel_crtc
->config
->shared_dpll
)
5408 intel_enable_shared_dpll(intel_crtc
);
5410 if (intel_crtc_has_dp_encoder(intel_crtc
->config
))
5411 intel_dp_set_m_n(intel_crtc
, M1_N1
);
5413 if (!transcoder_is_dsi(cpu_transcoder
))
5414 intel_set_pipe_timings(intel_crtc
);
5416 intel_set_pipe_src_size(intel_crtc
);
5418 if (cpu_transcoder
!= TRANSCODER_EDP
&&
5419 !transcoder_is_dsi(cpu_transcoder
)) {
5420 I915_WRITE(PIPE_MULT(cpu_transcoder
),
5421 intel_crtc
->config
->pixel_multiplier
- 1);
5424 if (intel_crtc
->config
->has_pch_encoder
) {
5425 intel_cpu_transcoder_set_m_n(intel_crtc
,
5426 &intel_crtc
->config
->fdi_m_n
, NULL
);
5429 if (!transcoder_is_dsi(cpu_transcoder
))
5430 haswell_set_pipeconf(crtc
);
5432 haswell_set_pipemisc(crtc
);
5434 intel_color_set_csc(&pipe_config
->base
);
5436 intel_crtc
->active
= true;
5438 if (intel_crtc
->config
->has_pch_encoder
)
5439 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
5441 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5443 intel_encoders_pre_enable(crtc
, pipe_config
, old_state
);
5445 if (intel_crtc
->config
->has_pch_encoder
)
5446 dev_priv
->display
.fdi_link_train(crtc
);
5448 if (!transcoder_is_dsi(cpu_transcoder
))
5449 intel_ddi_enable_pipe_clock(intel_crtc
);
5451 if (INTEL_GEN(dev_priv
) >= 9)
5452 skylake_pfit_enable(intel_crtc
);
5454 ironlake_pfit_enable(intel_crtc
);
5457 * On ILK+ LUT must be loaded before the pipe is running but with
5460 intel_color_load_luts(&pipe_config
->base
);
5462 intel_ddi_set_pipe_settings(crtc
);
5463 if (!transcoder_is_dsi(cpu_transcoder
))
5464 intel_ddi_enable_transcoder_func(crtc
);
5466 if (dev_priv
->display
.initial_watermarks
!= NULL
)
5467 dev_priv
->display
.initial_watermarks(old_intel_state
,
5470 intel_update_watermarks(intel_crtc
);
5472 /* XXX: Do the pipe assertions at the right place for BXT DSI. */
5473 if (!transcoder_is_dsi(cpu_transcoder
))
5474 intel_enable_pipe(intel_crtc
);
5476 if (intel_crtc
->config
->has_pch_encoder
)
5477 lpt_pch_enable(crtc
);
5479 if (intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_DP_MST
))
5480 intel_ddi_set_vc_payload_alloc(crtc
, true);
5482 assert_vblank_disabled(crtc
);
5483 drm_crtc_vblank_on(crtc
);
5485 intel_encoders_enable(crtc
, pipe_config
, old_state
);
5487 if (intel_crtc
->config
->has_pch_encoder
) {
5488 intel_wait_for_vblank(dev_priv
, pipe
);
5489 intel_wait_for_vblank(dev_priv
, pipe
);
5490 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5491 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5495 /* If we change the relative order between pipe/planes enabling, we need
5496 * to change the workaround. */
5497 hsw_workaround_pipe
= pipe_config
->hsw_workaround_pipe
;
5498 if (IS_HASWELL(dev_priv
) && hsw_workaround_pipe
!= INVALID_PIPE
) {
5499 intel_wait_for_vblank(dev_priv
, hsw_workaround_pipe
);
5500 intel_wait_for_vblank(dev_priv
, hsw_workaround_pipe
);
5504 static void ironlake_pfit_disable(struct intel_crtc
*crtc
, bool force
)
5506 struct drm_device
*dev
= crtc
->base
.dev
;
5507 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5508 int pipe
= crtc
->pipe
;
5510 /* To avoid upsetting the power well on haswell only disable the pfit if
5511 * it's in use. The hw state code will make sure we get this right. */
5512 if (force
|| crtc
->config
->pch_pfit
.enabled
) {
5513 I915_WRITE(PF_CTL(pipe
), 0);
5514 I915_WRITE(PF_WIN_POS(pipe
), 0);
5515 I915_WRITE(PF_WIN_SZ(pipe
), 0);
5519 static void ironlake_crtc_disable(struct intel_crtc_state
*old_crtc_state
,
5520 struct drm_atomic_state
*old_state
)
5522 struct drm_crtc
*crtc
= old_crtc_state
->base
.crtc
;
5523 struct drm_device
*dev
= crtc
->dev
;
5524 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5525 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5526 int pipe
= intel_crtc
->pipe
;
5529 * Sometimes spurious CPU pipe underruns happen when the
5530 * pipe is already disabled, but FDI RX/TX is still enabled.
5531 * Happens at least with VGA+HDMI cloning. Suppress them.
5533 if (intel_crtc
->config
->has_pch_encoder
) {
5534 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
5535 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, false);
5538 intel_encoders_disable(crtc
, old_crtc_state
, old_state
);
5540 drm_crtc_vblank_off(crtc
);
5541 assert_vblank_disabled(crtc
);
5543 intel_disable_pipe(intel_crtc
);
5545 ironlake_pfit_disable(intel_crtc
, false);
5547 if (intel_crtc
->config
->has_pch_encoder
)
5548 ironlake_fdi_disable(crtc
);
5550 intel_encoders_post_disable(crtc
, old_crtc_state
, old_state
);
5552 if (intel_crtc
->config
->has_pch_encoder
) {
5553 ironlake_disable_pch_transcoder(dev_priv
, pipe
);
5555 if (HAS_PCH_CPT(dev_priv
)) {
5559 /* disable TRANS_DP_CTL */
5560 reg
= TRANS_DP_CTL(pipe
);
5561 temp
= I915_READ(reg
);
5562 temp
&= ~(TRANS_DP_OUTPUT_ENABLE
|
5563 TRANS_DP_PORT_SEL_MASK
);
5564 temp
|= TRANS_DP_PORT_SEL_NONE
;
5565 I915_WRITE(reg
, temp
);
5567 /* disable DPLL_SEL */
5568 temp
= I915_READ(PCH_DPLL_SEL
);
5569 temp
&= ~(TRANS_DPLL_ENABLE(pipe
) | TRANS_DPLLB_SEL(pipe
));
5570 I915_WRITE(PCH_DPLL_SEL
, temp
);
5573 ironlake_fdi_pll_disable(intel_crtc
);
5576 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
5577 intel_set_pch_fifo_underrun_reporting(dev_priv
, pipe
, true);
5580 static void haswell_crtc_disable(struct intel_crtc_state
*old_crtc_state
,
5581 struct drm_atomic_state
*old_state
)
5583 struct drm_crtc
*crtc
= old_crtc_state
->base
.crtc
;
5584 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
5585 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5586 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
5588 if (intel_crtc
->config
->has_pch_encoder
)
5589 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5592 intel_encoders_disable(crtc
, old_crtc_state
, old_state
);
5594 drm_crtc_vblank_off(crtc
);
5595 assert_vblank_disabled(crtc
);
5597 /* XXX: Do the pipe assertions at the right place for BXT DSI. */
5598 if (!transcoder_is_dsi(cpu_transcoder
))
5599 intel_disable_pipe(intel_crtc
);
5601 if (intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_DP_MST
))
5602 intel_ddi_set_vc_payload_alloc(crtc
, false);
5604 if (!transcoder_is_dsi(cpu_transcoder
))
5605 intel_ddi_disable_transcoder_func(dev_priv
, cpu_transcoder
);
5607 if (INTEL_GEN(dev_priv
) >= 9)
5608 skylake_scaler_disable(intel_crtc
);
5610 ironlake_pfit_disable(intel_crtc
, false);
5612 if (!transcoder_is_dsi(cpu_transcoder
))
5613 intel_ddi_disable_pipe_clock(intel_crtc
);
5615 intel_encoders_post_disable(crtc
, old_crtc_state
, old_state
);
5617 if (old_crtc_state
->has_pch_encoder
)
5618 intel_set_pch_fifo_underrun_reporting(dev_priv
, TRANSCODER_A
,
5622 static void i9xx_pfit_enable(struct intel_crtc
*crtc
)
5624 struct drm_device
*dev
= crtc
->base
.dev
;
5625 struct drm_i915_private
*dev_priv
= to_i915(dev
);
5626 struct intel_crtc_state
*pipe_config
= crtc
->config
;
5628 if (!pipe_config
->gmch_pfit
.control
)
5632 * The panel fitter should only be adjusted whilst the pipe is disabled,
5633 * according to register description and PRM.
5635 WARN_ON(I915_READ(PFIT_CONTROL
) & PFIT_ENABLE
);
5636 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
5638 I915_WRITE(PFIT_PGM_RATIOS
, pipe_config
->gmch_pfit
.pgm_ratios
);
5639 I915_WRITE(PFIT_CONTROL
, pipe_config
->gmch_pfit
.control
);
5641 /* Border color in case we don't scale up to the full screen. Black by
5642 * default, change to something else for debugging. */
5643 I915_WRITE(BCLRPAT(crtc
->pipe
), 0);
5646 static enum intel_display_power_domain
port_to_power_domain(enum port port
)
5650 return POWER_DOMAIN_PORT_DDI_A_LANES
;
5652 return POWER_DOMAIN_PORT_DDI_B_LANES
;
5654 return POWER_DOMAIN_PORT_DDI_C_LANES
;
5656 return POWER_DOMAIN_PORT_DDI_D_LANES
;
5658 return POWER_DOMAIN_PORT_DDI_E_LANES
;
5661 return POWER_DOMAIN_PORT_OTHER
;
5665 static enum intel_display_power_domain
port_to_aux_power_domain(enum port port
)
5669 return POWER_DOMAIN_AUX_A
;
5671 return POWER_DOMAIN_AUX_B
;
5673 return POWER_DOMAIN_AUX_C
;
5675 return POWER_DOMAIN_AUX_D
;
5677 /* FIXME: Check VBT for actual wiring of PORT E */
5678 return POWER_DOMAIN_AUX_D
;
5681 return POWER_DOMAIN_AUX_A
;
5685 enum intel_display_power_domain
5686 intel_display_port_power_domain(struct intel_encoder
*intel_encoder
)
5688 struct drm_i915_private
*dev_priv
= to_i915(intel_encoder
->base
.dev
);
5689 struct intel_digital_port
*intel_dig_port
;
5691 switch (intel_encoder
->type
) {
5692 case INTEL_OUTPUT_UNKNOWN
:
5693 /* Only DDI platforms should ever use this output type */
5694 WARN_ON_ONCE(!HAS_DDI(dev_priv
));
5695 case INTEL_OUTPUT_DP
:
5696 case INTEL_OUTPUT_HDMI
:
5697 case INTEL_OUTPUT_EDP
:
5698 intel_dig_port
= enc_to_dig_port(&intel_encoder
->base
);
5699 return port_to_power_domain(intel_dig_port
->port
);
5700 case INTEL_OUTPUT_DP_MST
:
5701 intel_dig_port
= enc_to_mst(&intel_encoder
->base
)->primary
;
5702 return port_to_power_domain(intel_dig_port
->port
);
5703 case INTEL_OUTPUT_ANALOG
:
5704 return POWER_DOMAIN_PORT_CRT
;
5705 case INTEL_OUTPUT_DSI
:
5706 return POWER_DOMAIN_PORT_DSI
;
5708 return POWER_DOMAIN_PORT_OTHER
;
5712 enum intel_display_power_domain
5713 intel_display_port_aux_power_domain(struct intel_encoder
*intel_encoder
)
5715 struct drm_i915_private
*dev_priv
= to_i915(intel_encoder
->base
.dev
);
5716 struct intel_digital_port
*intel_dig_port
;
5718 switch (intel_encoder
->type
) {
5719 case INTEL_OUTPUT_UNKNOWN
:
5720 case INTEL_OUTPUT_HDMI
:
5722 * Only DDI platforms should ever use these output types.
5723 * We can get here after the HDMI detect code has already set
5724 * the type of the shared encoder. Since we can't be sure
5725 * what's the status of the given connectors, play safe and
5726 * run the DP detection too.
5728 WARN_ON_ONCE(!HAS_DDI(dev_priv
));
5729 case INTEL_OUTPUT_DP
:
5730 case INTEL_OUTPUT_EDP
:
5731 intel_dig_port
= enc_to_dig_port(&intel_encoder
->base
);
5732 return port_to_aux_power_domain(intel_dig_port
->port
);
5733 case INTEL_OUTPUT_DP_MST
:
5734 intel_dig_port
= enc_to_mst(&intel_encoder
->base
)->primary
;
5735 return port_to_aux_power_domain(intel_dig_port
->port
);
5737 MISSING_CASE(intel_encoder
->type
);
5738 return POWER_DOMAIN_AUX_A
;
5742 static unsigned long get_crtc_power_domains(struct drm_crtc
*crtc
,
5743 struct intel_crtc_state
*crtc_state
)
5745 struct drm_device
*dev
= crtc
->dev
;
5746 struct drm_encoder
*encoder
;
5747 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5748 enum pipe pipe
= intel_crtc
->pipe
;
5750 enum transcoder transcoder
= crtc_state
->cpu_transcoder
;
5752 if (!crtc_state
->base
.active
)
5755 mask
= BIT(POWER_DOMAIN_PIPE(pipe
));
5756 mask
|= BIT(POWER_DOMAIN_TRANSCODER(transcoder
));
5757 if (crtc_state
->pch_pfit
.enabled
||
5758 crtc_state
->pch_pfit
.force_thru
)
5759 mask
|= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe
));
5761 drm_for_each_encoder_mask(encoder
, dev
, crtc_state
->base
.encoder_mask
) {
5762 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
5764 mask
|= BIT(intel_display_port_power_domain(intel_encoder
));
5767 if (crtc_state
->shared_dpll
)
5768 mask
|= BIT(POWER_DOMAIN_PLLS
);
5773 static unsigned long
5774 modeset_get_crtc_power_domains(struct drm_crtc
*crtc
,
5775 struct intel_crtc_state
*crtc_state
)
5777 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
5778 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
5779 enum intel_display_power_domain domain
;
5780 unsigned long domains
, new_domains
, old_domains
;
5782 old_domains
= intel_crtc
->enabled_power_domains
;
5783 intel_crtc
->enabled_power_domains
= new_domains
=
5784 get_crtc_power_domains(crtc
, crtc_state
);
5786 domains
= new_domains
& ~old_domains
;
5788 for_each_power_domain(domain
, domains
)
5789 intel_display_power_get(dev_priv
, domain
);
5791 return old_domains
& ~new_domains
;
5794 static void modeset_put_power_domains(struct drm_i915_private
*dev_priv
,
5795 unsigned long domains
)
5797 enum intel_display_power_domain domain
;
5799 for_each_power_domain(domain
, domains
)
5800 intel_display_power_put(dev_priv
, domain
);
5803 static int intel_compute_max_dotclk(struct drm_i915_private
*dev_priv
)
5805 int max_cdclk_freq
= dev_priv
->max_cdclk_freq
;
5807 if (INTEL_INFO(dev_priv
)->gen
>= 9 ||
5808 IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
))
5809 return max_cdclk_freq
;
5810 else if (IS_CHERRYVIEW(dev_priv
))
5811 return max_cdclk_freq
*95/100;
5812 else if (INTEL_INFO(dev_priv
)->gen
< 4)
5813 return 2*max_cdclk_freq
*90/100;
5815 return max_cdclk_freq
*90/100;
5818 static int skl_calc_cdclk(int max_pixclk
, int vco
);
5820 static void intel_update_max_cdclk(struct drm_i915_private
*dev_priv
)
5822 if (IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
)) {
5823 u32 limit
= I915_READ(SKL_DFSM
) & SKL_DFSM_CDCLK_LIMIT_MASK
;
5826 vco
= dev_priv
->skl_preferred_vco_freq
;
5827 WARN_ON(vco
!= 8100000 && vco
!= 8640000);
5830 * Use the lower (vco 8640) cdclk values as a
5831 * first guess. skl_calc_cdclk() will correct it
5832 * if the preferred vco is 8100 instead.
5834 if (limit
== SKL_DFSM_CDCLK_LIMIT_675
)
5836 else if (limit
== SKL_DFSM_CDCLK_LIMIT_540
)
5838 else if (limit
== SKL_DFSM_CDCLK_LIMIT_450
)
5843 dev_priv
->max_cdclk_freq
= skl_calc_cdclk(max_cdclk
, vco
);
5844 } else if (IS_BROXTON(dev_priv
)) {
5845 dev_priv
->max_cdclk_freq
= 624000;
5846 } else if (IS_BROADWELL(dev_priv
)) {
5848 * FIXME with extra cooling we can allow
5849 * 540 MHz for ULX and 675 Mhz for ULT.
5850 * How can we know if extra cooling is
5851 * available? PCI ID, VTB, something else?
5853 if (I915_READ(FUSE_STRAP
) & HSW_CDCLK_LIMIT
)
5854 dev_priv
->max_cdclk_freq
= 450000;
5855 else if (IS_BDW_ULX(dev_priv
))
5856 dev_priv
->max_cdclk_freq
= 450000;
5857 else if (IS_BDW_ULT(dev_priv
))
5858 dev_priv
->max_cdclk_freq
= 540000;
5860 dev_priv
->max_cdclk_freq
= 675000;
5861 } else if (IS_CHERRYVIEW(dev_priv
)) {
5862 dev_priv
->max_cdclk_freq
= 320000;
5863 } else if (IS_VALLEYVIEW(dev_priv
)) {
5864 dev_priv
->max_cdclk_freq
= 400000;
5866 /* otherwise assume cdclk is fixed */
5867 dev_priv
->max_cdclk_freq
= dev_priv
->cdclk_freq
;
5870 dev_priv
->max_dotclk_freq
= intel_compute_max_dotclk(dev_priv
);
5872 DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n",
5873 dev_priv
->max_cdclk_freq
);
5875 DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n",
5876 dev_priv
->max_dotclk_freq
);
5879 static void intel_update_cdclk(struct drm_i915_private
*dev_priv
)
5881 dev_priv
->cdclk_freq
= dev_priv
->display
.get_display_clock_speed(dev_priv
);
5883 if (INTEL_GEN(dev_priv
) >= 9)
5884 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n",
5885 dev_priv
->cdclk_freq
, dev_priv
->cdclk_pll
.vco
,
5886 dev_priv
->cdclk_pll
.ref
);
5888 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n",
5889 dev_priv
->cdclk_freq
);
5892 * 9:0 CMBUS [sic] CDCLK frequency (cdfreq):
5893 * Programmng [sic] note: bit[9:2] should be programmed to the number
5894 * of cdclk that generates 4MHz reference clock freq which is used to
5895 * generate GMBus clock. This will vary with the cdclk freq.
5897 if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
5898 I915_WRITE(GMBUSFREQ_VLV
, DIV_ROUND_UP(dev_priv
->cdclk_freq
, 1000));
5901 /* convert from kHz to .1 fixpoint MHz with -1MHz offset */
5902 static int skl_cdclk_decimal(int cdclk
)
5904 return DIV_ROUND_CLOSEST(cdclk
- 1000, 500);
5907 static int bxt_de_pll_vco(struct drm_i915_private
*dev_priv
, int cdclk
)
5911 if (cdclk
== dev_priv
->cdclk_pll
.ref
)
5916 MISSING_CASE(cdclk
);
5928 return dev_priv
->cdclk_pll
.ref
* ratio
;
5931 static void bxt_de_pll_disable(struct drm_i915_private
*dev_priv
)
5933 I915_WRITE(BXT_DE_PLL_ENABLE
, 0);
5936 if (intel_wait_for_register(dev_priv
,
5937 BXT_DE_PLL_ENABLE
, BXT_DE_PLL_LOCK
, 0,
5939 DRM_ERROR("timeout waiting for DE PLL unlock\n");
5941 dev_priv
->cdclk_pll
.vco
= 0;
5944 static void bxt_de_pll_enable(struct drm_i915_private
*dev_priv
, int vco
)
5946 int ratio
= DIV_ROUND_CLOSEST(vco
, dev_priv
->cdclk_pll
.ref
);
5949 val
= I915_READ(BXT_DE_PLL_CTL
);
5950 val
&= ~BXT_DE_PLL_RATIO_MASK
;
5951 val
|= BXT_DE_PLL_RATIO(ratio
);
5952 I915_WRITE(BXT_DE_PLL_CTL
, val
);
5954 I915_WRITE(BXT_DE_PLL_ENABLE
, BXT_DE_PLL_PLL_ENABLE
);
5957 if (intel_wait_for_register(dev_priv
,
5962 DRM_ERROR("timeout waiting for DE PLL lock\n");
5964 dev_priv
->cdclk_pll
.vco
= vco
;
5967 static void bxt_set_cdclk(struct drm_i915_private
*dev_priv
, int cdclk
)
5972 vco
= bxt_de_pll_vco(dev_priv
, cdclk
);
5974 DRM_DEBUG_DRIVER("Changing CDCLK to %d kHz (VCO %d kHz)\n", cdclk
, vco
);
5976 /* cdclk = vco / 2 / div{1,1.5,2,4} */
5977 switch (DIV_ROUND_CLOSEST(vco
, cdclk
)) {
5979 divider
= BXT_CDCLK_CD2X_DIV_SEL_4
;
5982 divider
= BXT_CDCLK_CD2X_DIV_SEL_2
;
5985 divider
= BXT_CDCLK_CD2X_DIV_SEL_1_5
;
5988 divider
= BXT_CDCLK_CD2X_DIV_SEL_1
;
5991 WARN_ON(cdclk
!= dev_priv
->cdclk_pll
.ref
);
5994 divider
= BXT_CDCLK_CD2X_DIV_SEL_1
;
5998 /* Inform power controller of upcoming frequency change */
5999 mutex_lock(&dev_priv
->rps
.hw_lock
);
6000 ret
= sandybridge_pcode_write(dev_priv
, HSW_PCODE_DE_WRITE_FREQ_REQ
,
6002 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6005 DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n",
6010 if (dev_priv
->cdclk_pll
.vco
!= 0 &&
6011 dev_priv
->cdclk_pll
.vco
!= vco
)
6012 bxt_de_pll_disable(dev_priv
);
6014 if (dev_priv
->cdclk_pll
.vco
!= vco
)
6015 bxt_de_pll_enable(dev_priv
, vco
);
6017 val
= divider
| skl_cdclk_decimal(cdclk
);
6019 * FIXME if only the cd2x divider needs changing, it could be done
6020 * without shutting off the pipe (if only one pipe is active).
6022 val
|= BXT_CDCLK_CD2X_PIPE_NONE
;
6024 * Disable SSA Precharge when CD clock frequency < 500 MHz,
6027 if (cdclk
>= 500000)
6028 val
|= BXT_CDCLK_SSA_PRECHARGE_ENABLE
;
6029 I915_WRITE(CDCLK_CTL
, val
);
6031 mutex_lock(&dev_priv
->rps
.hw_lock
);
6032 ret
= sandybridge_pcode_write(dev_priv
, HSW_PCODE_DE_WRITE_FREQ_REQ
,
6033 DIV_ROUND_UP(cdclk
, 25000));
6034 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6037 DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n",
6042 intel_update_cdclk(dev_priv
);
6045 static void bxt_sanitize_cdclk(struct drm_i915_private
*dev_priv
)
6047 u32 cdctl
, expected
;
6049 intel_update_cdclk(dev_priv
);
6051 if (dev_priv
->cdclk_pll
.vco
== 0 ||
6052 dev_priv
->cdclk_freq
== dev_priv
->cdclk_pll
.ref
)
6055 /* DPLL okay; verify the cdclock
6057 * Some BIOS versions leave an incorrect decimal frequency value and
6058 * set reserved MBZ bits in CDCLK_CTL at least during exiting from S4,
6059 * so sanitize this register.
6061 cdctl
= I915_READ(CDCLK_CTL
);
6063 * Let's ignore the pipe field, since BIOS could have configured the
6064 * dividers both synching to an active pipe, or asynchronously
6067 cdctl
&= ~BXT_CDCLK_CD2X_PIPE_NONE
;
6069 expected
= (cdctl
& BXT_CDCLK_CD2X_DIV_SEL_MASK
) |
6070 skl_cdclk_decimal(dev_priv
->cdclk_freq
);
6072 * Disable SSA Precharge when CD clock frequency < 500 MHz,
6075 if (dev_priv
->cdclk_freq
>= 500000)
6076 expected
|= BXT_CDCLK_SSA_PRECHARGE_ENABLE
;
6078 if (cdctl
== expected
)
6079 /* All well; nothing to sanitize */
6083 DRM_DEBUG_KMS("Sanitizing cdclk programmed by pre-os\n");
6085 /* force cdclk programming */
6086 dev_priv
->cdclk_freq
= 0;
6088 /* force full PLL disable + enable */
6089 dev_priv
->cdclk_pll
.vco
= -1;
6092 void bxt_init_cdclk(struct drm_i915_private
*dev_priv
)
6094 bxt_sanitize_cdclk(dev_priv
);
6096 if (dev_priv
->cdclk_freq
!= 0 && dev_priv
->cdclk_pll
.vco
!= 0)
6101 * - The initial CDCLK needs to be read from VBT.
6102 * Need to make this change after VBT has changes for BXT.
6104 bxt_set_cdclk(dev_priv
, bxt_calc_cdclk(0));
6107 void bxt_uninit_cdclk(struct drm_i915_private
*dev_priv
)
6109 bxt_set_cdclk(dev_priv
, dev_priv
->cdclk_pll
.ref
);
6112 static int skl_calc_cdclk(int max_pixclk
, int vco
)
6114 if (vco
== 8640000) {
6115 if (max_pixclk
> 540000)
6117 else if (max_pixclk
> 432000)
6119 else if (max_pixclk
> 308571)
6124 if (max_pixclk
> 540000)
6126 else if (max_pixclk
> 450000)
6128 else if (max_pixclk
> 337500)
6136 skl_dpll0_update(struct drm_i915_private
*dev_priv
)
6140 dev_priv
->cdclk_pll
.ref
= 24000;
6141 dev_priv
->cdclk_pll
.vco
= 0;
6143 val
= I915_READ(LCPLL1_CTL
);
6144 if ((val
& LCPLL_PLL_ENABLE
) == 0)
6147 if (WARN_ON((val
& LCPLL_PLL_LOCK
) == 0))
6150 val
= I915_READ(DPLL_CTRL1
);
6152 if (WARN_ON((val
& (DPLL_CTRL1_HDMI_MODE(SKL_DPLL0
) |
6153 DPLL_CTRL1_SSC(SKL_DPLL0
) |
6154 DPLL_CTRL1_OVERRIDE(SKL_DPLL0
))) !=
6155 DPLL_CTRL1_OVERRIDE(SKL_DPLL0
)))
6158 switch (val
& DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0
)) {
6159 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810
, SKL_DPLL0
):
6160 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1350
, SKL_DPLL0
):
6161 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620
, SKL_DPLL0
):
6162 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2700
, SKL_DPLL0
):
6163 dev_priv
->cdclk_pll
.vco
= 8100000;
6165 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080
, SKL_DPLL0
):
6166 case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2160
, SKL_DPLL0
):
6167 dev_priv
->cdclk_pll
.vco
= 8640000;
6170 MISSING_CASE(val
& DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0
));
6175 void skl_set_preferred_cdclk_vco(struct drm_i915_private
*dev_priv
, int vco
)
6177 bool changed
= dev_priv
->skl_preferred_vco_freq
!= vco
;
6179 dev_priv
->skl_preferred_vco_freq
= vco
;
6182 intel_update_max_cdclk(dev_priv
);
6186 skl_dpll0_enable(struct drm_i915_private
*dev_priv
, int vco
)
6188 int min_cdclk
= skl_calc_cdclk(0, vco
);
6191 WARN_ON(vco
!= 8100000 && vco
!= 8640000);
6193 /* select the minimum CDCLK before enabling DPLL 0 */
6194 val
= CDCLK_FREQ_337_308
| skl_cdclk_decimal(min_cdclk
);
6195 I915_WRITE(CDCLK_CTL
, val
);
6196 POSTING_READ(CDCLK_CTL
);
6199 * We always enable DPLL0 with the lowest link rate possible, but still
6200 * taking into account the VCO required to operate the eDP panel at the
6201 * desired frequency. The usual DP link rates operate with a VCO of
6202 * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640.
6203 * The modeset code is responsible for the selection of the exact link
6204 * rate later on, with the constraint of choosing a frequency that
6207 val
= I915_READ(DPLL_CTRL1
);
6209 val
&= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0
) | DPLL_CTRL1_SSC(SKL_DPLL0
) |
6210 DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0
));
6211 val
|= DPLL_CTRL1_OVERRIDE(SKL_DPLL0
);
6213 val
|= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080
,
6216 val
|= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810
,
6219 I915_WRITE(DPLL_CTRL1
, val
);
6220 POSTING_READ(DPLL_CTRL1
);
6222 I915_WRITE(LCPLL1_CTL
, I915_READ(LCPLL1_CTL
) | LCPLL_PLL_ENABLE
);
6224 if (intel_wait_for_register(dev_priv
,
6225 LCPLL1_CTL
, LCPLL_PLL_LOCK
, LCPLL_PLL_LOCK
,
6227 DRM_ERROR("DPLL0 not locked\n");
6229 dev_priv
->cdclk_pll
.vco
= vco
;
6231 /* We'll want to keep using the current vco from now on. */
6232 skl_set_preferred_cdclk_vco(dev_priv
, vco
);
6236 skl_dpll0_disable(struct drm_i915_private
*dev_priv
)
6238 I915_WRITE(LCPLL1_CTL
, I915_READ(LCPLL1_CTL
) & ~LCPLL_PLL_ENABLE
);
6239 if (intel_wait_for_register(dev_priv
,
6240 LCPLL1_CTL
, LCPLL_PLL_LOCK
, 0,
6242 DRM_ERROR("Couldn't disable DPLL0\n");
6244 dev_priv
->cdclk_pll
.vco
= 0;
6247 static bool skl_cdclk_pcu_ready(struct drm_i915_private
*dev_priv
)
6252 /* inform PCU we want to change CDCLK */
6253 val
= SKL_CDCLK_PREPARE_FOR_CHANGE
;
6254 mutex_lock(&dev_priv
->rps
.hw_lock
);
6255 ret
= sandybridge_pcode_read(dev_priv
, SKL_PCODE_CDCLK_CONTROL
, &val
);
6256 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6258 return ret
== 0 && (val
& SKL_CDCLK_READY_FOR_CHANGE
);
6261 static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private
*dev_priv
)
6263 return _wait_for(skl_cdclk_pcu_ready(dev_priv
), 3000, 10) == 0;
6266 static void skl_set_cdclk(struct drm_i915_private
*dev_priv
, int cdclk
, int vco
)
6268 u32 freq_select
, pcu_ack
;
6270 WARN_ON((cdclk
== 24000) != (vco
== 0));
6272 DRM_DEBUG_DRIVER("Changing CDCLK to %d kHz (VCO %d kHz)\n", cdclk
, vco
);
6274 if (!skl_cdclk_wait_for_pcu_ready(dev_priv
)) {
6275 DRM_ERROR("failed to inform PCU about cdclk change\n");
6283 freq_select
= CDCLK_FREQ_450_432
;
6287 freq_select
= CDCLK_FREQ_540
;
6293 freq_select
= CDCLK_FREQ_337_308
;
6298 freq_select
= CDCLK_FREQ_675_617
;
6303 if (dev_priv
->cdclk_pll
.vco
!= 0 &&
6304 dev_priv
->cdclk_pll
.vco
!= vco
)
6305 skl_dpll0_disable(dev_priv
);
6307 if (dev_priv
->cdclk_pll
.vco
!= vco
)
6308 skl_dpll0_enable(dev_priv
, vco
);
6310 I915_WRITE(CDCLK_CTL
, freq_select
| skl_cdclk_decimal(cdclk
));
6311 POSTING_READ(CDCLK_CTL
);
6313 /* inform PCU of the change */
6314 mutex_lock(&dev_priv
->rps
.hw_lock
);
6315 sandybridge_pcode_write(dev_priv
, SKL_PCODE_CDCLK_CONTROL
, pcu_ack
);
6316 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6318 intel_update_cdclk(dev_priv
);
6321 static void skl_sanitize_cdclk(struct drm_i915_private
*dev_priv
);
6323 void skl_uninit_cdclk(struct drm_i915_private
*dev_priv
)
6325 skl_set_cdclk(dev_priv
, dev_priv
->cdclk_pll
.ref
, 0);
6328 void skl_init_cdclk(struct drm_i915_private
*dev_priv
)
6332 skl_sanitize_cdclk(dev_priv
);
6334 if (dev_priv
->cdclk_freq
!= 0 && dev_priv
->cdclk_pll
.vco
!= 0) {
6336 * Use the current vco as our initial
6337 * guess as to what the preferred vco is.
6339 if (dev_priv
->skl_preferred_vco_freq
== 0)
6340 skl_set_preferred_cdclk_vco(dev_priv
,
6341 dev_priv
->cdclk_pll
.vco
);
6345 vco
= dev_priv
->skl_preferred_vco_freq
;
6348 cdclk
= skl_calc_cdclk(0, vco
);
6350 skl_set_cdclk(dev_priv
, cdclk
, vco
);
6353 static void skl_sanitize_cdclk(struct drm_i915_private
*dev_priv
)
6355 uint32_t cdctl
, expected
;
6358 * check if the pre-os intialized the display
6359 * There is SWF18 scratchpad register defined which is set by the
6360 * pre-os which can be used by the OS drivers to check the status
6362 if ((I915_READ(SWF_ILK(0x18)) & 0x00FFFFFF) == 0)
6365 intel_update_cdclk(dev_priv
);
6366 /* Is PLL enabled and locked ? */
6367 if (dev_priv
->cdclk_pll
.vco
== 0 ||
6368 dev_priv
->cdclk_freq
== dev_priv
->cdclk_pll
.ref
)
6371 /* DPLL okay; verify the cdclock
6373 * Noticed in some instances that the freq selection is correct but
6374 * decimal part is programmed wrong from BIOS where pre-os does not
6375 * enable display. Verify the same as well.
6377 cdctl
= I915_READ(CDCLK_CTL
);
6378 expected
= (cdctl
& CDCLK_FREQ_SEL_MASK
) |
6379 skl_cdclk_decimal(dev_priv
->cdclk_freq
);
6380 if (cdctl
== expected
)
6381 /* All well; nothing to sanitize */
6385 DRM_DEBUG_KMS("Sanitizing cdclk programmed by pre-os\n");
6387 /* force cdclk programming */
6388 dev_priv
->cdclk_freq
= 0;
6389 /* force full PLL disable + enable */
6390 dev_priv
->cdclk_pll
.vco
= -1;
6393 /* Adjust CDclk dividers to allow high res or save power if possible */
6394 static void valleyview_set_cdclk(struct drm_device
*dev
, int cdclk
)
6396 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6399 WARN_ON(dev_priv
->display
.get_display_clock_speed(dev_priv
)
6400 != dev_priv
->cdclk_freq
);
6402 if (cdclk
>= 320000) /* jump to highest voltage for 400MHz too */
6404 else if (cdclk
== 266667)
6409 mutex_lock(&dev_priv
->rps
.hw_lock
);
6410 val
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
);
6411 val
&= ~DSPFREQGUAR_MASK
;
6412 val
|= (cmd
<< DSPFREQGUAR_SHIFT
);
6413 vlv_punit_write(dev_priv
, PUNIT_REG_DSPFREQ
, val
);
6414 if (wait_for((vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) &
6415 DSPFREQSTAT_MASK
) == (cmd
<< DSPFREQSTAT_SHIFT
),
6417 DRM_ERROR("timed out waiting for CDclk change\n");
6419 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6421 mutex_lock(&dev_priv
->sb_lock
);
6423 if (cdclk
== 400000) {
6426 divider
= DIV_ROUND_CLOSEST(dev_priv
->hpll_freq
<< 1, cdclk
) - 1;
6428 /* adjust cdclk divider */
6429 val
= vlv_cck_read(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
);
6430 val
&= ~CCK_FREQUENCY_VALUES
;
6432 vlv_cck_write(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
, val
);
6434 if (wait_for((vlv_cck_read(dev_priv
, CCK_DISPLAY_CLOCK_CONTROL
) &
6435 CCK_FREQUENCY_STATUS
) == (divider
<< CCK_FREQUENCY_STATUS_SHIFT
),
6437 DRM_ERROR("timed out waiting for CDclk change\n");
6440 /* adjust self-refresh exit latency value */
6441 val
= vlv_bunit_read(dev_priv
, BUNIT_REG_BISOC
);
6445 * For high bandwidth configs, we set a higher latency in the bunit
6446 * so that the core display fetch happens in time to avoid underruns.
6448 if (cdclk
== 400000)
6449 val
|= 4500 / 250; /* 4.5 usec */
6451 val
|= 3000 / 250; /* 3.0 usec */
6452 vlv_bunit_write(dev_priv
, BUNIT_REG_BISOC
, val
);
6454 mutex_unlock(&dev_priv
->sb_lock
);
6456 intel_update_cdclk(dev_priv
);
6459 static void cherryview_set_cdclk(struct drm_device
*dev
, int cdclk
)
6461 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6464 WARN_ON(dev_priv
->display
.get_display_clock_speed(dev_priv
)
6465 != dev_priv
->cdclk_freq
);
6474 MISSING_CASE(cdclk
);
6479 * Specs are full of misinformation, but testing on actual
6480 * hardware has shown that we just need to write the desired
6481 * CCK divider into the Punit register.
6483 cmd
= DIV_ROUND_CLOSEST(dev_priv
->hpll_freq
<< 1, cdclk
) - 1;
6485 mutex_lock(&dev_priv
->rps
.hw_lock
);
6486 val
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
);
6487 val
&= ~DSPFREQGUAR_MASK_CHV
;
6488 val
|= (cmd
<< DSPFREQGUAR_SHIFT_CHV
);
6489 vlv_punit_write(dev_priv
, PUNIT_REG_DSPFREQ
, val
);
6490 if (wait_for((vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) &
6491 DSPFREQSTAT_MASK_CHV
) == (cmd
<< DSPFREQSTAT_SHIFT_CHV
),
6493 DRM_ERROR("timed out waiting for CDclk change\n");
6495 mutex_unlock(&dev_priv
->rps
.hw_lock
);
6497 intel_update_cdclk(dev_priv
);
6500 static int valleyview_calc_cdclk(struct drm_i915_private
*dev_priv
,
6503 int freq_320
= (dev_priv
->hpll_freq
<< 1) % 320000 != 0 ? 333333 : 320000;
6504 int limit
= IS_CHERRYVIEW(dev_priv
) ? 95 : 90;
6507 * Really only a few cases to deal with, as only 4 CDclks are supported:
6510 * 320/333MHz (depends on HPLL freq)
6512 * So we check to see whether we're above 90% (VLV) or 95% (CHV)
6513 * of the lower bin and adjust if needed.
6515 * We seem to get an unstable or solid color picture at 200MHz.
6516 * Not sure what's wrong. For now use 200MHz only when all pipes
6519 if (!IS_CHERRYVIEW(dev_priv
) &&
6520 max_pixclk
> freq_320
*limit
/100)
6522 else if (max_pixclk
> 266667*limit
/100)
6524 else if (max_pixclk
> 0)
6530 static int bxt_calc_cdclk(int max_pixclk
)
6532 if (max_pixclk
> 576000)
6534 else if (max_pixclk
> 384000)
6536 else if (max_pixclk
> 288000)
6538 else if (max_pixclk
> 144000)
6544 /* Compute the max pixel clock for new configuration. */
6545 static int intel_mode_max_pixclk(struct drm_device
*dev
,
6546 struct drm_atomic_state
*state
)
6548 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
6549 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6550 struct drm_crtc
*crtc
;
6551 struct drm_crtc_state
*crtc_state
;
6552 unsigned max_pixclk
= 0, i
;
6555 memcpy(intel_state
->min_pixclk
, dev_priv
->min_pixclk
,
6556 sizeof(intel_state
->min_pixclk
));
6558 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
6561 if (crtc_state
->enable
)
6562 pixclk
= crtc_state
->adjusted_mode
.crtc_clock
;
6564 intel_state
->min_pixclk
[i
] = pixclk
;
6567 for_each_pipe(dev_priv
, pipe
)
6568 max_pixclk
= max(intel_state
->min_pixclk
[pipe
], max_pixclk
);
6573 static int valleyview_modeset_calc_cdclk(struct drm_atomic_state
*state
)
6575 struct drm_device
*dev
= state
->dev
;
6576 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6577 int max_pixclk
= intel_mode_max_pixclk(dev
, state
);
6578 struct intel_atomic_state
*intel_state
=
6579 to_intel_atomic_state(state
);
6581 intel_state
->cdclk
= intel_state
->dev_cdclk
=
6582 valleyview_calc_cdclk(dev_priv
, max_pixclk
);
6584 if (!intel_state
->active_crtcs
)
6585 intel_state
->dev_cdclk
= valleyview_calc_cdclk(dev_priv
, 0);
6590 static int bxt_modeset_calc_cdclk(struct drm_atomic_state
*state
)
6592 int max_pixclk
= ilk_max_pixel_rate(state
);
6593 struct intel_atomic_state
*intel_state
=
6594 to_intel_atomic_state(state
);
6596 intel_state
->cdclk
= intel_state
->dev_cdclk
=
6597 bxt_calc_cdclk(max_pixclk
);
6599 if (!intel_state
->active_crtcs
)
6600 intel_state
->dev_cdclk
= bxt_calc_cdclk(0);
6605 static void vlv_program_pfi_credits(struct drm_i915_private
*dev_priv
)
6607 unsigned int credits
, default_credits
;
6609 if (IS_CHERRYVIEW(dev_priv
))
6610 default_credits
= PFI_CREDIT(12);
6612 default_credits
= PFI_CREDIT(8);
6614 if (dev_priv
->cdclk_freq
>= dev_priv
->czclk_freq
) {
6615 /* CHV suggested value is 31 or 63 */
6616 if (IS_CHERRYVIEW(dev_priv
))
6617 credits
= PFI_CREDIT_63
;
6619 credits
= PFI_CREDIT(15);
6621 credits
= default_credits
;
6625 * WA - write default credits before re-programming
6626 * FIXME: should we also set the resend bit here?
6628 I915_WRITE(GCI_CONTROL
, VGA_FAST_MODE_DISABLE
|
6631 I915_WRITE(GCI_CONTROL
, VGA_FAST_MODE_DISABLE
|
6632 credits
| PFI_CREDIT_RESEND
);
6635 * FIXME is this guaranteed to clear
6636 * immediately or should we poll for it?
6638 WARN_ON(I915_READ(GCI_CONTROL
) & PFI_CREDIT_RESEND
);
6641 static void valleyview_modeset_commit_cdclk(struct drm_atomic_state
*old_state
)
6643 struct drm_device
*dev
= old_state
->dev
;
6644 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6645 struct intel_atomic_state
*old_intel_state
=
6646 to_intel_atomic_state(old_state
);
6647 unsigned req_cdclk
= old_intel_state
->dev_cdclk
;
6650 * FIXME: We can end up here with all power domains off, yet
6651 * with a CDCLK frequency other than the minimum. To account
6652 * for this take the PIPE-A power domain, which covers the HW
6653 * blocks needed for the following programming. This can be
6654 * removed once it's guaranteed that we get here either with
6655 * the minimum CDCLK set, or the required power domains
6658 intel_display_power_get(dev_priv
, POWER_DOMAIN_PIPE_A
);
6660 if (IS_CHERRYVIEW(dev_priv
))
6661 cherryview_set_cdclk(dev
, req_cdclk
);
6663 valleyview_set_cdclk(dev
, req_cdclk
);
6665 vlv_program_pfi_credits(dev_priv
);
6667 intel_display_power_put(dev_priv
, POWER_DOMAIN_PIPE_A
);
6670 static void valleyview_crtc_enable(struct intel_crtc_state
*pipe_config
,
6671 struct drm_atomic_state
*old_state
)
6673 struct drm_crtc
*crtc
= pipe_config
->base
.crtc
;
6674 struct drm_device
*dev
= crtc
->dev
;
6675 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6676 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6677 int pipe
= intel_crtc
->pipe
;
6679 if (WARN_ON(intel_crtc
->active
))
6682 if (intel_crtc_has_dp_encoder(intel_crtc
->config
))
6683 intel_dp_set_m_n(intel_crtc
, M1_N1
);
6685 intel_set_pipe_timings(intel_crtc
);
6686 intel_set_pipe_src_size(intel_crtc
);
6688 if (IS_CHERRYVIEW(dev_priv
) && pipe
== PIPE_B
) {
6689 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6691 I915_WRITE(CHV_BLEND(pipe
), CHV_BLEND_LEGACY
);
6692 I915_WRITE(CHV_CANVAS(pipe
), 0);
6695 i9xx_set_pipeconf(intel_crtc
);
6697 intel_crtc
->active
= true;
6699 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
6701 intel_encoders_pre_pll_enable(crtc
, pipe_config
, old_state
);
6703 if (IS_CHERRYVIEW(dev_priv
)) {
6704 chv_prepare_pll(intel_crtc
, intel_crtc
->config
);
6705 chv_enable_pll(intel_crtc
, intel_crtc
->config
);
6707 vlv_prepare_pll(intel_crtc
, intel_crtc
->config
);
6708 vlv_enable_pll(intel_crtc
, intel_crtc
->config
);
6711 intel_encoders_pre_enable(crtc
, pipe_config
, old_state
);
6713 i9xx_pfit_enable(intel_crtc
);
6715 intel_color_load_luts(&pipe_config
->base
);
6717 intel_update_watermarks(intel_crtc
);
6718 intel_enable_pipe(intel_crtc
);
6720 assert_vblank_disabled(crtc
);
6721 drm_crtc_vblank_on(crtc
);
6723 intel_encoders_enable(crtc
, pipe_config
, old_state
);
6726 static void i9xx_set_pll_dividers(struct intel_crtc
*crtc
)
6728 struct drm_device
*dev
= crtc
->base
.dev
;
6729 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6731 I915_WRITE(FP0(crtc
->pipe
), crtc
->config
->dpll_hw_state
.fp0
);
6732 I915_WRITE(FP1(crtc
->pipe
), crtc
->config
->dpll_hw_state
.fp1
);
6735 static void i9xx_crtc_enable(struct intel_crtc_state
*pipe_config
,
6736 struct drm_atomic_state
*old_state
)
6738 struct drm_crtc
*crtc
= pipe_config
->base
.crtc
;
6739 struct drm_device
*dev
= crtc
->dev
;
6740 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6741 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6742 enum pipe pipe
= intel_crtc
->pipe
;
6744 if (WARN_ON(intel_crtc
->active
))
6747 i9xx_set_pll_dividers(intel_crtc
);
6749 if (intel_crtc_has_dp_encoder(intel_crtc
->config
))
6750 intel_dp_set_m_n(intel_crtc
, M1_N1
);
6752 intel_set_pipe_timings(intel_crtc
);
6753 intel_set_pipe_src_size(intel_crtc
);
6755 i9xx_set_pipeconf(intel_crtc
);
6757 intel_crtc
->active
= true;
6759 if (!IS_GEN2(dev_priv
))
6760 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, true);
6762 intel_encoders_pre_enable(crtc
, pipe_config
, old_state
);
6764 i9xx_enable_pll(intel_crtc
);
6766 i9xx_pfit_enable(intel_crtc
);
6768 intel_color_load_luts(&pipe_config
->base
);
6770 intel_update_watermarks(intel_crtc
);
6771 intel_enable_pipe(intel_crtc
);
6773 assert_vblank_disabled(crtc
);
6774 drm_crtc_vblank_on(crtc
);
6776 intel_encoders_enable(crtc
, pipe_config
, old_state
);
6779 static void i9xx_pfit_disable(struct intel_crtc
*crtc
)
6781 struct drm_device
*dev
= crtc
->base
.dev
;
6782 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6784 if (!crtc
->config
->gmch_pfit
.control
)
6787 assert_pipe_disabled(dev_priv
, crtc
->pipe
);
6789 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
6790 I915_READ(PFIT_CONTROL
));
6791 I915_WRITE(PFIT_CONTROL
, 0);
6794 static void i9xx_crtc_disable(struct intel_crtc_state
*old_crtc_state
,
6795 struct drm_atomic_state
*old_state
)
6797 struct drm_crtc
*crtc
= old_crtc_state
->base
.crtc
;
6798 struct drm_device
*dev
= crtc
->dev
;
6799 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6800 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6801 int pipe
= intel_crtc
->pipe
;
6804 * On gen2 planes are double buffered but the pipe isn't, so we must
6805 * wait for planes to fully turn off before disabling the pipe.
6807 if (IS_GEN2(dev_priv
))
6808 intel_wait_for_vblank(dev_priv
, pipe
);
6810 intel_encoders_disable(crtc
, old_crtc_state
, old_state
);
6812 drm_crtc_vblank_off(crtc
);
6813 assert_vblank_disabled(crtc
);
6815 intel_disable_pipe(intel_crtc
);
6817 i9xx_pfit_disable(intel_crtc
);
6819 intel_encoders_post_disable(crtc
, old_crtc_state
, old_state
);
6821 if (!intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_DSI
)) {
6822 if (IS_CHERRYVIEW(dev_priv
))
6823 chv_disable_pll(dev_priv
, pipe
);
6824 else if (IS_VALLEYVIEW(dev_priv
))
6825 vlv_disable_pll(dev_priv
, pipe
);
6827 i9xx_disable_pll(intel_crtc
);
6830 intel_encoders_post_pll_disable(crtc
, old_crtc_state
, old_state
);
6832 if (!IS_GEN2(dev_priv
))
6833 intel_set_cpu_fifo_underrun_reporting(dev_priv
, pipe
, false);
6836 static void intel_crtc_disable_noatomic(struct drm_crtc
*crtc
)
6838 struct intel_encoder
*encoder
;
6839 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
6840 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
6841 enum intel_display_power_domain domain
;
6842 unsigned long domains
;
6843 struct drm_atomic_state
*state
;
6844 struct intel_crtc_state
*crtc_state
;
6847 if (!intel_crtc
->active
)
6850 if (to_intel_plane_state(crtc
->primary
->state
)->base
.visible
) {
6851 WARN_ON(intel_crtc
->flip_work
);
6853 intel_pre_disable_primary_noatomic(crtc
);
6855 intel_crtc_disable_planes(crtc
, 1 << drm_plane_index(crtc
->primary
));
6856 to_intel_plane_state(crtc
->primary
->state
)->base
.visible
= false;
6859 state
= drm_atomic_state_alloc(crtc
->dev
);
6860 state
->acquire_ctx
= crtc
->dev
->mode_config
.acquire_ctx
;
6862 /* Everything's already locked, -EDEADLK can't happen. */
6863 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
6864 ret
= drm_atomic_add_affected_connectors(state
, crtc
);
6866 WARN_ON(IS_ERR(crtc_state
) || ret
);
6868 dev_priv
->display
.crtc_disable(crtc_state
, state
);
6870 drm_atomic_state_put(state
);
6872 DRM_DEBUG_KMS("[CRTC:%d:%s] hw state adjusted, was enabled, now disabled\n",
6873 crtc
->base
.id
, crtc
->name
);
6875 WARN_ON(drm_atomic_set_mode_for_crtc(crtc
->state
, NULL
) < 0);
6876 crtc
->state
->active
= false;
6877 intel_crtc
->active
= false;
6878 crtc
->enabled
= false;
6879 crtc
->state
->connector_mask
= 0;
6880 crtc
->state
->encoder_mask
= 0;
6882 for_each_encoder_on_crtc(crtc
->dev
, crtc
, encoder
)
6883 encoder
->base
.crtc
= NULL
;
6885 intel_fbc_disable(intel_crtc
);
6886 intel_update_watermarks(intel_crtc
);
6887 intel_disable_shared_dpll(intel_crtc
);
6889 domains
= intel_crtc
->enabled_power_domains
;
6890 for_each_power_domain(domain
, domains
)
6891 intel_display_power_put(dev_priv
, domain
);
6892 intel_crtc
->enabled_power_domains
= 0;
6894 dev_priv
->active_crtcs
&= ~(1 << intel_crtc
->pipe
);
6895 dev_priv
->min_pixclk
[intel_crtc
->pipe
] = 0;
6899 * turn all crtc's off, but do not adjust state
6900 * This has to be paired with a call to intel_modeset_setup_hw_state.
6902 int intel_display_suspend(struct drm_device
*dev
)
6904 struct drm_i915_private
*dev_priv
= to_i915(dev
);
6905 struct drm_atomic_state
*state
;
6908 state
= drm_atomic_helper_suspend(dev
);
6909 ret
= PTR_ERR_OR_ZERO(state
);
6911 DRM_ERROR("Suspending crtc's failed with %i\n", ret
);
6913 dev_priv
->modeset_restore_state
= state
;
6917 void intel_encoder_destroy(struct drm_encoder
*encoder
)
6919 struct intel_encoder
*intel_encoder
= to_intel_encoder(encoder
);
6921 drm_encoder_cleanup(encoder
);
6922 kfree(intel_encoder
);
6925 /* Cross check the actual hw state with our own modeset state tracking (and it's
6926 * internal consistency). */
6927 static void intel_connector_verify_state(struct intel_connector
*connector
)
6929 struct drm_crtc
*crtc
= connector
->base
.state
->crtc
;
6931 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
6932 connector
->base
.base
.id
,
6933 connector
->base
.name
);
6935 if (connector
->get_hw_state(connector
)) {
6936 struct intel_encoder
*encoder
= connector
->encoder
;
6937 struct drm_connector_state
*conn_state
= connector
->base
.state
;
6939 I915_STATE_WARN(!crtc
,
6940 "connector enabled without attached crtc\n");
6945 I915_STATE_WARN(!crtc
->state
->active
,
6946 "connector is active, but attached crtc isn't\n");
6948 if (!encoder
|| encoder
->type
== INTEL_OUTPUT_DP_MST
)
6951 I915_STATE_WARN(conn_state
->best_encoder
!= &encoder
->base
,
6952 "atomic encoder doesn't match attached encoder\n");
6954 I915_STATE_WARN(conn_state
->crtc
!= encoder
->base
.crtc
,
6955 "attached encoder crtc differs from connector crtc\n");
6957 I915_STATE_WARN(crtc
&& crtc
->state
->active
,
6958 "attached crtc is active, but connector isn't\n");
6959 I915_STATE_WARN(!crtc
&& connector
->base
.state
->best_encoder
,
6960 "best encoder set without crtc!\n");
6964 int intel_connector_init(struct intel_connector
*connector
)
6966 drm_atomic_helper_connector_reset(&connector
->base
);
6968 if (!connector
->base
.state
)
6974 struct intel_connector
*intel_connector_alloc(void)
6976 struct intel_connector
*connector
;
6978 connector
= kzalloc(sizeof *connector
, GFP_KERNEL
);
6982 if (intel_connector_init(connector
) < 0) {
6990 /* Simple connector->get_hw_state implementation for encoders that support only
6991 * one connector and no cloning and hence the encoder state determines the state
6992 * of the connector. */
6993 bool intel_connector_get_hw_state(struct intel_connector
*connector
)
6996 struct intel_encoder
*encoder
= connector
->encoder
;
6998 return encoder
->get_hw_state(encoder
, &pipe
);
7001 static int pipe_required_fdi_lanes(struct intel_crtc_state
*crtc_state
)
7003 if (crtc_state
->base
.enable
&& crtc_state
->has_pch_encoder
)
7004 return crtc_state
->fdi_lanes
;
7009 static int ironlake_check_fdi_lanes(struct drm_device
*dev
, enum pipe pipe
,
7010 struct intel_crtc_state
*pipe_config
)
7012 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7013 struct drm_atomic_state
*state
= pipe_config
->base
.state
;
7014 struct intel_crtc
*other_crtc
;
7015 struct intel_crtc_state
*other_crtc_state
;
7017 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
7018 pipe_name(pipe
), pipe_config
->fdi_lanes
);
7019 if (pipe_config
->fdi_lanes
> 4) {
7020 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
7021 pipe_name(pipe
), pipe_config
->fdi_lanes
);
7025 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
)) {
7026 if (pipe_config
->fdi_lanes
> 2) {
7027 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
7028 pipe_config
->fdi_lanes
);
7035 if (INTEL_INFO(dev_priv
)->num_pipes
== 2)
7038 /* Ivybridge 3 pipe is really complicated */
7043 if (pipe_config
->fdi_lanes
<= 2)
7046 other_crtc
= intel_get_crtc_for_pipe(dev_priv
, PIPE_C
);
7048 intel_atomic_get_crtc_state(state
, other_crtc
);
7049 if (IS_ERR(other_crtc_state
))
7050 return PTR_ERR(other_crtc_state
);
7052 if (pipe_required_fdi_lanes(other_crtc_state
) > 0) {
7053 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
7054 pipe_name(pipe
), pipe_config
->fdi_lanes
);
7059 if (pipe_config
->fdi_lanes
> 2) {
7060 DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n",
7061 pipe_name(pipe
), pipe_config
->fdi_lanes
);
7065 other_crtc
= intel_get_crtc_for_pipe(dev_priv
, PIPE_B
);
7067 intel_atomic_get_crtc_state(state
, other_crtc
);
7068 if (IS_ERR(other_crtc_state
))
7069 return PTR_ERR(other_crtc_state
);
7071 if (pipe_required_fdi_lanes(other_crtc_state
) > 2) {
7072 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
7082 static int ironlake_fdi_compute_config(struct intel_crtc
*intel_crtc
,
7083 struct intel_crtc_state
*pipe_config
)
7085 struct drm_device
*dev
= intel_crtc
->base
.dev
;
7086 const struct drm_display_mode
*adjusted_mode
= &pipe_config
->base
.adjusted_mode
;
7087 int lane
, link_bw
, fdi_dotclock
, ret
;
7088 bool needs_recompute
= false;
7091 /* FDI is a binary signal running at ~2.7GHz, encoding
7092 * each output octet as 10 bits. The actual frequency
7093 * is stored as a divider into a 100MHz clock, and the
7094 * mode pixel clock is stored in units of 1KHz.
7095 * Hence the bw of each lane in terms of the mode signal
7098 link_bw
= intel_fdi_link_freq(to_i915(dev
), pipe_config
);
7100 fdi_dotclock
= adjusted_mode
->crtc_clock
;
7102 lane
= ironlake_get_lanes_required(fdi_dotclock
, link_bw
,
7103 pipe_config
->pipe_bpp
);
7105 pipe_config
->fdi_lanes
= lane
;
7107 intel_link_compute_m_n(pipe_config
->pipe_bpp
, lane
, fdi_dotclock
,
7108 link_bw
, &pipe_config
->fdi_m_n
);
7110 ret
= ironlake_check_fdi_lanes(dev
, intel_crtc
->pipe
, pipe_config
);
7111 if (ret
== -EINVAL
&& pipe_config
->pipe_bpp
> 6*3) {
7112 pipe_config
->pipe_bpp
-= 2*3;
7113 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
7114 pipe_config
->pipe_bpp
);
7115 needs_recompute
= true;
7116 pipe_config
->bw_constrained
= true;
7121 if (needs_recompute
)
7127 static bool pipe_config_supports_ips(struct drm_i915_private
*dev_priv
,
7128 struct intel_crtc_state
*pipe_config
)
7130 if (pipe_config
->pipe_bpp
> 24)
7133 /* HSW can handle pixel rate up to cdclk? */
7134 if (IS_HASWELL(dev_priv
))
7138 * We compare against max which means we must take
7139 * the increased cdclk requirement into account when
7140 * calculating the new cdclk.
7142 * Should measure whether using a lower cdclk w/o IPS
7144 return ilk_pipe_pixel_rate(pipe_config
) <=
7145 dev_priv
->max_cdclk_freq
* 95 / 100;
7148 static void hsw_compute_ips_config(struct intel_crtc
*crtc
,
7149 struct intel_crtc_state
*pipe_config
)
7151 struct drm_device
*dev
= crtc
->base
.dev
;
7152 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7154 pipe_config
->ips_enabled
= i915
.enable_ips
&&
7155 hsw_crtc_supports_ips(crtc
) &&
7156 pipe_config_supports_ips(dev_priv
, pipe_config
);
7159 static bool intel_crtc_supports_double_wide(const struct intel_crtc
*crtc
)
7161 const struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
7163 /* GDG double wide on either pipe, otherwise pipe A only */
7164 return INTEL_INFO(dev_priv
)->gen
< 4 &&
7165 (crtc
->pipe
== PIPE_A
|| IS_I915G(dev_priv
));
7168 static int intel_crtc_compute_config(struct intel_crtc
*crtc
,
7169 struct intel_crtc_state
*pipe_config
)
7171 struct drm_device
*dev
= crtc
->base
.dev
;
7172 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7173 const struct drm_display_mode
*adjusted_mode
= &pipe_config
->base
.adjusted_mode
;
7174 int clock_limit
= dev_priv
->max_dotclk_freq
;
7176 if (INTEL_GEN(dev_priv
) < 4) {
7177 clock_limit
= dev_priv
->max_cdclk_freq
* 9 / 10;
7180 * Enable double wide mode when the dot clock
7181 * is > 90% of the (display) core speed.
7183 if (intel_crtc_supports_double_wide(crtc
) &&
7184 adjusted_mode
->crtc_clock
> clock_limit
) {
7185 clock_limit
= dev_priv
->max_dotclk_freq
;
7186 pipe_config
->double_wide
= true;
7190 if (adjusted_mode
->crtc_clock
> clock_limit
) {
7191 DRM_DEBUG_KMS("requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n",
7192 adjusted_mode
->crtc_clock
, clock_limit
,
7193 yesno(pipe_config
->double_wide
));
7198 * Pipe horizontal size must be even in:
7200 * - LVDS dual channel mode
7201 * - Double wide pipe
7203 if ((intel_crtc_has_type(pipe_config
, INTEL_OUTPUT_LVDS
) &&
7204 intel_is_dual_link_lvds(dev
)) || pipe_config
->double_wide
)
7205 pipe_config
->pipe_src_w
&= ~1;
7207 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
7208 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
7210 if ((INTEL_GEN(dev_priv
) > 4 || IS_G4X(dev_priv
)) &&
7211 adjusted_mode
->crtc_hsync_start
== adjusted_mode
->crtc_hdisplay
)
7214 if (HAS_IPS(dev_priv
))
7215 hsw_compute_ips_config(crtc
, pipe_config
);
7217 if (pipe_config
->has_pch_encoder
)
7218 return ironlake_fdi_compute_config(crtc
, pipe_config
);
7223 static int skylake_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7227 skl_dpll0_update(dev_priv
);
7229 if (dev_priv
->cdclk_pll
.vco
== 0)
7230 return dev_priv
->cdclk_pll
.ref
;
7232 cdctl
= I915_READ(CDCLK_CTL
);
7234 if (dev_priv
->cdclk_pll
.vco
== 8640000) {
7235 switch (cdctl
& CDCLK_FREQ_SEL_MASK
) {
7236 case CDCLK_FREQ_450_432
:
7238 case CDCLK_FREQ_337_308
:
7240 case CDCLK_FREQ_540
:
7242 case CDCLK_FREQ_675_617
:
7245 MISSING_CASE(cdctl
& CDCLK_FREQ_SEL_MASK
);
7248 switch (cdctl
& CDCLK_FREQ_SEL_MASK
) {
7249 case CDCLK_FREQ_450_432
:
7251 case CDCLK_FREQ_337_308
:
7253 case CDCLK_FREQ_540
:
7255 case CDCLK_FREQ_675_617
:
7258 MISSING_CASE(cdctl
& CDCLK_FREQ_SEL_MASK
);
7262 return dev_priv
->cdclk_pll
.ref
;
7265 static void bxt_de_pll_update(struct drm_i915_private
*dev_priv
)
7269 dev_priv
->cdclk_pll
.ref
= 19200;
7270 dev_priv
->cdclk_pll
.vco
= 0;
7272 val
= I915_READ(BXT_DE_PLL_ENABLE
);
7273 if ((val
& BXT_DE_PLL_PLL_ENABLE
) == 0)
7276 if (WARN_ON((val
& BXT_DE_PLL_LOCK
) == 0))
7279 val
= I915_READ(BXT_DE_PLL_CTL
);
7280 dev_priv
->cdclk_pll
.vco
= (val
& BXT_DE_PLL_RATIO_MASK
) *
7281 dev_priv
->cdclk_pll
.ref
;
7284 static int broxton_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7289 bxt_de_pll_update(dev_priv
);
7291 vco
= dev_priv
->cdclk_pll
.vco
;
7293 return dev_priv
->cdclk_pll
.ref
;
7295 divider
= I915_READ(CDCLK_CTL
) & BXT_CDCLK_CD2X_DIV_SEL_MASK
;
7298 case BXT_CDCLK_CD2X_DIV_SEL_1
:
7301 case BXT_CDCLK_CD2X_DIV_SEL_1_5
:
7304 case BXT_CDCLK_CD2X_DIV_SEL_2
:
7307 case BXT_CDCLK_CD2X_DIV_SEL_4
:
7311 MISSING_CASE(divider
);
7312 return dev_priv
->cdclk_pll
.ref
;
7315 return DIV_ROUND_CLOSEST(vco
, div
);
7318 static int broadwell_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7320 uint32_t lcpll
= I915_READ(LCPLL_CTL
);
7321 uint32_t freq
= lcpll
& LCPLL_CLK_FREQ_MASK
;
7323 if (lcpll
& LCPLL_CD_SOURCE_FCLK
)
7325 else if (I915_READ(FUSE_STRAP
) & HSW_CDCLK_LIMIT
)
7327 else if (freq
== LCPLL_CLK_FREQ_450
)
7329 else if (freq
== LCPLL_CLK_FREQ_54O_BDW
)
7331 else if (freq
== LCPLL_CLK_FREQ_337_5_BDW
)
7337 static int haswell_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7339 uint32_t lcpll
= I915_READ(LCPLL_CTL
);
7340 uint32_t freq
= lcpll
& LCPLL_CLK_FREQ_MASK
;
7342 if (lcpll
& LCPLL_CD_SOURCE_FCLK
)
7344 else if (I915_READ(FUSE_STRAP
) & HSW_CDCLK_LIMIT
)
7346 else if (freq
== LCPLL_CLK_FREQ_450
)
7348 else if (IS_HSW_ULT(dev_priv
))
7354 static int valleyview_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7356 return vlv_get_cck_clock_hpll(dev_priv
, "cdclk",
7357 CCK_DISPLAY_CLOCK_CONTROL
);
7360 static int ilk_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7365 static int i945_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7370 static int i915_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7375 static int i9xx_misc_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7380 static int pnv_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7382 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7385 pci_read_config_word(pdev
, GCFGC
, &gcfgc
);
7387 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
7388 case GC_DISPLAY_CLOCK_267_MHZ_PNV
:
7390 case GC_DISPLAY_CLOCK_333_MHZ_PNV
:
7392 case GC_DISPLAY_CLOCK_444_MHZ_PNV
:
7394 case GC_DISPLAY_CLOCK_200_MHZ_PNV
:
7397 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc
);
7398 case GC_DISPLAY_CLOCK_133_MHZ_PNV
:
7400 case GC_DISPLAY_CLOCK_167_MHZ_PNV
:
7405 static int i915gm_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7407 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7410 pci_read_config_word(pdev
, GCFGC
, &gcfgc
);
7412 if (gcfgc
& GC_LOW_FREQUENCY_ENABLE
)
7415 switch (gcfgc
& GC_DISPLAY_CLOCK_MASK
) {
7416 case GC_DISPLAY_CLOCK_333_MHZ
:
7419 case GC_DISPLAY_CLOCK_190_200_MHZ
:
7425 static int i865_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7430 static int i85x_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7432 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7436 * 852GM/852GMV only supports 133 MHz and the HPLLCC
7437 * encoding is different :(
7438 * FIXME is this the right way to detect 852GM/852GMV?
7440 if (pdev
->revision
== 0x1)
7443 pci_bus_read_config_word(pdev
->bus
,
7444 PCI_DEVFN(0, 3), HPLLCC
, &hpllcc
);
7446 /* Assume that the hardware is in the high speed state. This
7447 * should be the default.
7449 switch (hpllcc
& GC_CLOCK_CONTROL_MASK
) {
7450 case GC_CLOCK_133_200
:
7451 case GC_CLOCK_133_200_2
:
7452 case GC_CLOCK_100_200
:
7454 case GC_CLOCK_166_250
:
7456 case GC_CLOCK_100_133
:
7458 case GC_CLOCK_133_266
:
7459 case GC_CLOCK_133_266_2
:
7460 case GC_CLOCK_166_266
:
7464 /* Shouldn't happen */
7468 static int i830_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7473 static unsigned int intel_hpll_vco(struct drm_i915_private
*dev_priv
)
7475 static const unsigned int blb_vco
[8] = {
7482 static const unsigned int pnv_vco
[8] = {
7489 static const unsigned int cl_vco
[8] = {
7498 static const unsigned int elk_vco
[8] = {
7504 static const unsigned int ctg_vco
[8] = {
7512 const unsigned int *vco_table
;
7516 /* FIXME other chipsets? */
7517 if (IS_GM45(dev_priv
))
7518 vco_table
= ctg_vco
;
7519 else if (IS_G4X(dev_priv
))
7520 vco_table
= elk_vco
;
7521 else if (IS_CRESTLINE(dev_priv
))
7523 else if (IS_PINEVIEW(dev_priv
))
7524 vco_table
= pnv_vco
;
7525 else if (IS_G33(dev_priv
))
7526 vco_table
= blb_vco
;
7530 tmp
= I915_READ(IS_MOBILE(dev_priv
) ? HPLLVCO_MOBILE
: HPLLVCO
);
7532 vco
= vco_table
[tmp
& 0x7];
7534 DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp
);
7536 DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco
);
7541 static int gm45_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7543 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7544 unsigned int cdclk_sel
, vco
= intel_hpll_vco(dev_priv
);
7547 pci_read_config_word(pdev
, GCFGC
, &tmp
);
7549 cdclk_sel
= (tmp
>> 12) & 0x1;
7555 return cdclk_sel
? 333333 : 222222;
7557 return cdclk_sel
? 320000 : 228571;
7559 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", vco
, tmp
);
7564 static int i965gm_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7566 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7567 static const uint8_t div_3200
[] = { 16, 10, 8 };
7568 static const uint8_t div_4000
[] = { 20, 12, 10 };
7569 static const uint8_t div_5333
[] = { 24, 16, 14 };
7570 const uint8_t *div_table
;
7571 unsigned int cdclk_sel
, vco
= intel_hpll_vco(dev_priv
);
7574 pci_read_config_word(pdev
, GCFGC
, &tmp
);
7576 cdclk_sel
= ((tmp
>> 8) & 0x1f) - 1;
7578 if (cdclk_sel
>= ARRAY_SIZE(div_3200
))
7583 div_table
= div_3200
;
7586 div_table
= div_4000
;
7589 div_table
= div_5333
;
7595 return DIV_ROUND_CLOSEST(vco
, div_table
[cdclk_sel
]);
7598 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", vco
, tmp
);
7602 static int g33_get_display_clock_speed(struct drm_i915_private
*dev_priv
)
7604 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
7605 static const uint8_t div_3200
[] = { 12, 10, 8, 7, 5, 16 };
7606 static const uint8_t div_4000
[] = { 14, 12, 10, 8, 6, 20 };
7607 static const uint8_t div_4800
[] = { 20, 14, 12, 10, 8, 24 };
7608 static const uint8_t div_5333
[] = { 20, 16, 12, 12, 8, 28 };
7609 const uint8_t *div_table
;
7610 unsigned int cdclk_sel
, vco
= intel_hpll_vco(dev_priv
);
7613 pci_read_config_word(pdev
, GCFGC
, &tmp
);
7615 cdclk_sel
= (tmp
>> 4) & 0x7;
7617 if (cdclk_sel
>= ARRAY_SIZE(div_3200
))
7622 div_table
= div_3200
;
7625 div_table
= div_4000
;
7628 div_table
= div_4800
;
7631 div_table
= div_5333
;
7637 return DIV_ROUND_CLOSEST(vco
, div_table
[cdclk_sel
]);
7640 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", vco
, tmp
);
7645 intel_reduce_m_n_ratio(uint32_t *num
, uint32_t *den
)
7647 while (*num
> DATA_LINK_M_N_MASK
||
7648 *den
> DATA_LINK_M_N_MASK
) {
7654 static void compute_m_n(unsigned int m
, unsigned int n
,
7655 uint32_t *ret_m
, uint32_t *ret_n
)
7657 *ret_n
= min_t(unsigned int, roundup_pow_of_two(n
), DATA_LINK_N_MAX
);
7658 *ret_m
= div_u64((uint64_t) m
* *ret_n
, n
);
7659 intel_reduce_m_n_ratio(ret_m
, ret_n
);
7663 intel_link_compute_m_n(int bits_per_pixel
, int nlanes
,
7664 int pixel_clock
, int link_clock
,
7665 struct intel_link_m_n
*m_n
)
7669 compute_m_n(bits_per_pixel
* pixel_clock
,
7670 link_clock
* nlanes
* 8,
7671 &m_n
->gmch_m
, &m_n
->gmch_n
);
7673 compute_m_n(pixel_clock
, link_clock
,
7674 &m_n
->link_m
, &m_n
->link_n
);
7677 static inline bool intel_panel_use_ssc(struct drm_i915_private
*dev_priv
)
7679 if (i915
.panel_use_ssc
>= 0)
7680 return i915
.panel_use_ssc
!= 0;
7681 return dev_priv
->vbt
.lvds_use_ssc
7682 && !(dev_priv
->quirks
& QUIRK_LVDS_SSC_DISABLE
);
7685 static uint32_t pnv_dpll_compute_fp(struct dpll
*dpll
)
7687 return (1 << dpll
->n
) << 16 | dpll
->m2
;
7690 static uint32_t i9xx_dpll_compute_fp(struct dpll
*dpll
)
7692 return dpll
->n
<< 16 | dpll
->m1
<< 8 | dpll
->m2
;
7695 static void i9xx_update_pll_dividers(struct intel_crtc
*crtc
,
7696 struct intel_crtc_state
*crtc_state
,
7697 struct dpll
*reduced_clock
)
7699 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
7702 if (IS_PINEVIEW(dev_priv
)) {
7703 fp
= pnv_dpll_compute_fp(&crtc_state
->dpll
);
7705 fp2
= pnv_dpll_compute_fp(reduced_clock
);
7707 fp
= i9xx_dpll_compute_fp(&crtc_state
->dpll
);
7709 fp2
= i9xx_dpll_compute_fp(reduced_clock
);
7712 crtc_state
->dpll_hw_state
.fp0
= fp
;
7714 crtc
->lowfreq_avail
= false;
7715 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
7717 crtc_state
->dpll_hw_state
.fp1
= fp2
;
7718 crtc
->lowfreq_avail
= true;
7720 crtc_state
->dpll_hw_state
.fp1
= fp
;
7724 static void vlv_pllb_recal_opamp(struct drm_i915_private
*dev_priv
, enum pipe
7730 * PLLB opamp always calibrates to max value of 0x3f, force enable it
7731 * and set it to a reasonable value instead.
7733 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW9(1));
7734 reg_val
&= 0xffffff00;
7735 reg_val
|= 0x00000030;
7736 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9(1), reg_val
);
7738 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_REF_DW13
);
7739 reg_val
&= 0x8cffffff;
7740 reg_val
= 0x8c000000;
7741 vlv_dpio_write(dev_priv
, pipe
, VLV_REF_DW13
, reg_val
);
7743 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW9(1));
7744 reg_val
&= 0xffffff00;
7745 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9(1), reg_val
);
7747 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_REF_DW13
);
7748 reg_val
&= 0x00ffffff;
7749 reg_val
|= 0xb0000000;
7750 vlv_dpio_write(dev_priv
, pipe
, VLV_REF_DW13
, reg_val
);
7753 static void intel_pch_transcoder_set_m_n(struct intel_crtc
*crtc
,
7754 struct intel_link_m_n
*m_n
)
7756 struct drm_device
*dev
= crtc
->base
.dev
;
7757 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7758 int pipe
= crtc
->pipe
;
7760 I915_WRITE(PCH_TRANS_DATA_M1(pipe
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
7761 I915_WRITE(PCH_TRANS_DATA_N1(pipe
), m_n
->gmch_n
);
7762 I915_WRITE(PCH_TRANS_LINK_M1(pipe
), m_n
->link_m
);
7763 I915_WRITE(PCH_TRANS_LINK_N1(pipe
), m_n
->link_n
);
7766 static void intel_cpu_transcoder_set_m_n(struct intel_crtc
*crtc
,
7767 struct intel_link_m_n
*m_n
,
7768 struct intel_link_m_n
*m2_n2
)
7770 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
7771 int pipe
= crtc
->pipe
;
7772 enum transcoder transcoder
= crtc
->config
->cpu_transcoder
;
7774 if (INTEL_GEN(dev_priv
) >= 5) {
7775 I915_WRITE(PIPE_DATA_M1(transcoder
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
7776 I915_WRITE(PIPE_DATA_N1(transcoder
), m_n
->gmch_n
);
7777 I915_WRITE(PIPE_LINK_M1(transcoder
), m_n
->link_m
);
7778 I915_WRITE(PIPE_LINK_N1(transcoder
), m_n
->link_n
);
7779 /* M2_N2 registers to be set only for gen < 8 (M2_N2 available
7780 * for gen < 8) and if DRRS is supported (to make sure the
7781 * registers are not unnecessarily accessed).
7783 if (m2_n2
&& (IS_CHERRYVIEW(dev_priv
) ||
7784 INTEL_GEN(dev_priv
) < 8) && crtc
->config
->has_drrs
) {
7785 I915_WRITE(PIPE_DATA_M2(transcoder
),
7786 TU_SIZE(m2_n2
->tu
) | m2_n2
->gmch_m
);
7787 I915_WRITE(PIPE_DATA_N2(transcoder
), m2_n2
->gmch_n
);
7788 I915_WRITE(PIPE_LINK_M2(transcoder
), m2_n2
->link_m
);
7789 I915_WRITE(PIPE_LINK_N2(transcoder
), m2_n2
->link_n
);
7792 I915_WRITE(PIPE_DATA_M_G4X(pipe
), TU_SIZE(m_n
->tu
) | m_n
->gmch_m
);
7793 I915_WRITE(PIPE_DATA_N_G4X(pipe
), m_n
->gmch_n
);
7794 I915_WRITE(PIPE_LINK_M_G4X(pipe
), m_n
->link_m
);
7795 I915_WRITE(PIPE_LINK_N_G4X(pipe
), m_n
->link_n
);
7799 void intel_dp_set_m_n(struct intel_crtc
*crtc
, enum link_m_n_set m_n
)
7801 struct intel_link_m_n
*dp_m_n
, *dp_m2_n2
= NULL
;
7804 dp_m_n
= &crtc
->config
->dp_m_n
;
7805 dp_m2_n2
= &crtc
->config
->dp_m2_n2
;
7806 } else if (m_n
== M2_N2
) {
7809 * M2_N2 registers are not supported. Hence m2_n2 divider value
7810 * needs to be programmed into M1_N1.
7812 dp_m_n
= &crtc
->config
->dp_m2_n2
;
7814 DRM_ERROR("Unsupported divider value\n");
7818 if (crtc
->config
->has_pch_encoder
)
7819 intel_pch_transcoder_set_m_n(crtc
, &crtc
->config
->dp_m_n
);
7821 intel_cpu_transcoder_set_m_n(crtc
, dp_m_n
, dp_m2_n2
);
7824 static void vlv_compute_dpll(struct intel_crtc
*crtc
,
7825 struct intel_crtc_state
*pipe_config
)
7827 pipe_config
->dpll_hw_state
.dpll
= DPLL_INTEGRATED_REF_CLK_VLV
|
7828 DPLL_REF_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
;
7829 if (crtc
->pipe
!= PIPE_A
)
7830 pipe_config
->dpll_hw_state
.dpll
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
7832 /* DPLL not used with DSI, but still need the rest set up */
7833 if (!intel_crtc_has_type(pipe_config
, INTEL_OUTPUT_DSI
))
7834 pipe_config
->dpll_hw_state
.dpll
|= DPLL_VCO_ENABLE
|
7835 DPLL_EXT_BUFFER_ENABLE_VLV
;
7837 pipe_config
->dpll_hw_state
.dpll_md
=
7838 (pipe_config
->pixel_multiplier
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
7841 static void chv_compute_dpll(struct intel_crtc
*crtc
,
7842 struct intel_crtc_state
*pipe_config
)
7844 pipe_config
->dpll_hw_state
.dpll
= DPLL_SSC_REF_CLK_CHV
|
7845 DPLL_REF_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
;
7846 if (crtc
->pipe
!= PIPE_A
)
7847 pipe_config
->dpll_hw_state
.dpll
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
7849 /* DPLL not used with DSI, but still need the rest set up */
7850 if (!intel_crtc_has_type(pipe_config
, INTEL_OUTPUT_DSI
))
7851 pipe_config
->dpll_hw_state
.dpll
|= DPLL_VCO_ENABLE
;
7853 pipe_config
->dpll_hw_state
.dpll_md
=
7854 (pipe_config
->pixel_multiplier
- 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
7857 static void vlv_prepare_pll(struct intel_crtc
*crtc
,
7858 const struct intel_crtc_state
*pipe_config
)
7860 struct drm_device
*dev
= crtc
->base
.dev
;
7861 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7862 enum pipe pipe
= crtc
->pipe
;
7864 u32 bestn
, bestm1
, bestm2
, bestp1
, bestp2
;
7865 u32 coreclk
, reg_val
;
7868 I915_WRITE(DPLL(pipe
),
7869 pipe_config
->dpll_hw_state
.dpll
&
7870 ~(DPLL_VCO_ENABLE
| DPLL_EXT_BUFFER_ENABLE_VLV
));
7872 /* No need to actually set up the DPLL with DSI */
7873 if ((pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
) == 0)
7876 mutex_lock(&dev_priv
->sb_lock
);
7878 bestn
= pipe_config
->dpll
.n
;
7879 bestm1
= pipe_config
->dpll
.m1
;
7880 bestm2
= pipe_config
->dpll
.m2
;
7881 bestp1
= pipe_config
->dpll
.p1
;
7882 bestp2
= pipe_config
->dpll
.p2
;
7884 /* See eDP HDMI DPIO driver vbios notes doc */
7886 /* PLL B needs special handling */
7888 vlv_pllb_recal_opamp(dev_priv
, pipe
);
7890 /* Set up Tx target for periodic Rcomp update */
7891 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW9_BCAST
, 0x0100000f);
7893 /* Disable target IRef on PLL */
7894 reg_val
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW8(pipe
));
7895 reg_val
&= 0x00ffffff;
7896 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW8(pipe
), reg_val
);
7898 /* Disable fast lock */
7899 vlv_dpio_write(dev_priv
, pipe
, VLV_CMN_DW0
, 0x610);
7901 /* Set idtafcrecal before PLL is enabled */
7902 mdiv
= ((bestm1
<< DPIO_M1DIV_SHIFT
) | (bestm2
& DPIO_M2DIV_MASK
));
7903 mdiv
|= ((bestp1
<< DPIO_P1_SHIFT
) | (bestp2
<< DPIO_P2_SHIFT
));
7904 mdiv
|= ((bestn
<< DPIO_N_SHIFT
));
7905 mdiv
|= (1 << DPIO_K_SHIFT
);
7908 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
7909 * but we don't support that).
7910 * Note: don't use the DAC post divider as it seems unstable.
7912 mdiv
|= (DPIO_POST_DIV_HDMIDP
<< DPIO_POST_DIV_SHIFT
);
7913 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW3(pipe
), mdiv
);
7915 mdiv
|= DPIO_ENABLE_CALIBRATION
;
7916 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW3(pipe
), mdiv
);
7918 /* Set HBR and RBR LPF coefficients */
7919 if (pipe_config
->port_clock
== 162000 ||
7920 intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_ANALOG
) ||
7921 intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_HDMI
))
7922 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW10(pipe
),
7925 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW10(pipe
),
7928 if (intel_crtc_has_dp_encoder(pipe_config
)) {
7929 /* Use SSC source */
7931 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
7934 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
7936 } else { /* HDMI or VGA */
7937 /* Use bend source */
7939 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
7942 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW5(pipe
),
7946 coreclk
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW7(pipe
));
7947 coreclk
= (coreclk
& 0x0000ff00) | 0x01c00000;
7948 if (intel_crtc_has_dp_encoder(crtc
->config
))
7949 coreclk
|= 0x01000000;
7950 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW7(pipe
), coreclk
);
7952 vlv_dpio_write(dev_priv
, pipe
, VLV_PLL_DW11(pipe
), 0x87871000);
7953 mutex_unlock(&dev_priv
->sb_lock
);
7956 static void chv_prepare_pll(struct intel_crtc
*crtc
,
7957 const struct intel_crtc_state
*pipe_config
)
7959 struct drm_device
*dev
= crtc
->base
.dev
;
7960 struct drm_i915_private
*dev_priv
= to_i915(dev
);
7961 enum pipe pipe
= crtc
->pipe
;
7962 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
7963 u32 loopfilter
, tribuf_calcntr
;
7964 u32 bestn
, bestm1
, bestm2
, bestp1
, bestp2
, bestm2_frac
;
7968 /* Enable Refclk and SSC */
7969 I915_WRITE(DPLL(pipe
),
7970 pipe_config
->dpll_hw_state
.dpll
& ~DPLL_VCO_ENABLE
);
7972 /* No need to actually set up the DPLL with DSI */
7973 if ((pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
) == 0)
7976 bestn
= pipe_config
->dpll
.n
;
7977 bestm2_frac
= pipe_config
->dpll
.m2
& 0x3fffff;
7978 bestm1
= pipe_config
->dpll
.m1
;
7979 bestm2
= pipe_config
->dpll
.m2
>> 22;
7980 bestp1
= pipe_config
->dpll
.p1
;
7981 bestp2
= pipe_config
->dpll
.p2
;
7982 vco
= pipe_config
->dpll
.vco
;
7986 mutex_lock(&dev_priv
->sb_lock
);
7988 /* p1 and p2 divider */
7989 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW13(port
),
7990 5 << DPIO_CHV_S1_DIV_SHIFT
|
7991 bestp1
<< DPIO_CHV_P1_DIV_SHIFT
|
7992 bestp2
<< DPIO_CHV_P2_DIV_SHIFT
|
7993 1 << DPIO_CHV_K_DIV_SHIFT
);
7995 /* Feedback post-divider - m2 */
7996 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW0(port
), bestm2
);
7998 /* Feedback refclk divider - n and m1 */
7999 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW1(port
),
8000 DPIO_CHV_M1_DIV_BY_2
|
8001 1 << DPIO_CHV_N_DIV_SHIFT
);
8003 /* M2 fraction division */
8004 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW2(port
), bestm2_frac
);
8006 /* M2 fraction division enable */
8007 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW3(port
));
8008 dpio_val
&= ~(DPIO_CHV_FEEDFWD_GAIN_MASK
| DPIO_CHV_FRAC_DIV_EN
);
8009 dpio_val
|= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT
);
8011 dpio_val
|= DPIO_CHV_FRAC_DIV_EN
;
8012 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW3(port
), dpio_val
);
8014 /* Program digital lock detect threshold */
8015 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW9(port
));
8016 dpio_val
&= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK
|
8017 DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE
);
8018 dpio_val
|= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT
);
8020 dpio_val
|= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE
;
8021 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW9(port
), dpio_val
);
8024 if (vco
== 5400000) {
8025 loopfilter
|= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT
);
8026 loopfilter
|= (0x8 << DPIO_CHV_INT_COEFF_SHIFT
);
8027 loopfilter
|= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT
);
8028 tribuf_calcntr
= 0x9;
8029 } else if (vco
<= 6200000) {
8030 loopfilter
|= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT
);
8031 loopfilter
|= (0xB << DPIO_CHV_INT_COEFF_SHIFT
);
8032 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
8033 tribuf_calcntr
= 0x9;
8034 } else if (vco
<= 6480000) {
8035 loopfilter
|= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT
);
8036 loopfilter
|= (0x9 << DPIO_CHV_INT_COEFF_SHIFT
);
8037 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
8038 tribuf_calcntr
= 0x8;
8040 /* Not supported. Apply the same limits as in the max case */
8041 loopfilter
|= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT
);
8042 loopfilter
|= (0x9 << DPIO_CHV_INT_COEFF_SHIFT
);
8043 loopfilter
|= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT
);
8046 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW6(port
), loopfilter
);
8048 dpio_val
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW8(port
));
8049 dpio_val
&= ~DPIO_CHV_TDC_TARGET_CNT_MASK
;
8050 dpio_val
|= (tribuf_calcntr
<< DPIO_CHV_TDC_TARGET_CNT_SHIFT
);
8051 vlv_dpio_write(dev_priv
, pipe
, CHV_PLL_DW8(port
), dpio_val
);
8054 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW14(port
),
8055 vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW14(port
)) |
8058 mutex_unlock(&dev_priv
->sb_lock
);
8062 * vlv_force_pll_on - forcibly enable just the PLL
8063 * @dev_priv: i915 private structure
8064 * @pipe: pipe PLL to enable
8065 * @dpll: PLL configuration
8067 * Enable the PLL for @pipe using the supplied @dpll config. To be used
8068 * in cases where we need the PLL enabled even when @pipe is not going to
8071 int vlv_force_pll_on(struct drm_i915_private
*dev_priv
, enum pipe pipe
,
8072 const struct dpll
*dpll
)
8074 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
8075 struct intel_crtc_state
*pipe_config
;
8077 pipe_config
= kzalloc(sizeof(*pipe_config
), GFP_KERNEL
);
8081 pipe_config
->base
.crtc
= &crtc
->base
;
8082 pipe_config
->pixel_multiplier
= 1;
8083 pipe_config
->dpll
= *dpll
;
8085 if (IS_CHERRYVIEW(dev_priv
)) {
8086 chv_compute_dpll(crtc
, pipe_config
);
8087 chv_prepare_pll(crtc
, pipe_config
);
8088 chv_enable_pll(crtc
, pipe_config
);
8090 vlv_compute_dpll(crtc
, pipe_config
);
8091 vlv_prepare_pll(crtc
, pipe_config
);
8092 vlv_enable_pll(crtc
, pipe_config
);
8101 * vlv_force_pll_off - forcibly disable just the PLL
8102 * @dev_priv: i915 private structure
8103 * @pipe: pipe PLL to disable
8105 * Disable the PLL for @pipe. To be used in cases where we need
8106 * the PLL enabled even when @pipe is not going to be enabled.
8108 void vlv_force_pll_off(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
8110 if (IS_CHERRYVIEW(dev_priv
))
8111 chv_disable_pll(dev_priv
, pipe
);
8113 vlv_disable_pll(dev_priv
, pipe
);
8116 static void i9xx_compute_dpll(struct intel_crtc
*crtc
,
8117 struct intel_crtc_state
*crtc_state
,
8118 struct dpll
*reduced_clock
)
8120 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
8122 struct dpll
*clock
= &crtc_state
->dpll
;
8124 i9xx_update_pll_dividers(crtc
, crtc_state
, reduced_clock
);
8126 dpll
= DPLL_VGA_MODE_DIS
;
8128 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
))
8129 dpll
|= DPLLB_MODE_LVDS
;
8131 dpll
|= DPLLB_MODE_DAC_SERIAL
;
8133 if (IS_I945G(dev_priv
) || IS_I945GM(dev_priv
) || IS_G33(dev_priv
)) {
8134 dpll
|= (crtc_state
->pixel_multiplier
- 1)
8135 << SDVO_MULTIPLIER_SHIFT_HIRES
;
8138 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_SDVO
) ||
8139 intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_HDMI
))
8140 dpll
|= DPLL_SDVO_HIGH_SPEED
;
8142 if (intel_crtc_has_dp_encoder(crtc_state
))
8143 dpll
|= DPLL_SDVO_HIGH_SPEED
;
8145 /* compute bitmask from p1 value */
8146 if (IS_PINEVIEW(dev_priv
))
8147 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
;
8149 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
8150 if (IS_G4X(dev_priv
) && reduced_clock
)
8151 dpll
|= (1 << (reduced_clock
->p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
8153 switch (clock
->p2
) {
8155 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
8158 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
8161 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
8164 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
8167 if (INTEL_GEN(dev_priv
) >= 4)
8168 dpll
|= (6 << PLL_LOAD_PULSE_PHASE_SHIFT
);
8170 if (crtc_state
->sdvo_tv_clock
)
8171 dpll
|= PLL_REF_INPUT_TVCLKINBC
;
8172 else if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
8173 intel_panel_use_ssc(dev_priv
))
8174 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
8176 dpll
|= PLL_REF_INPUT_DREFCLK
;
8178 dpll
|= DPLL_VCO_ENABLE
;
8179 crtc_state
->dpll_hw_state
.dpll
= dpll
;
8181 if (INTEL_GEN(dev_priv
) >= 4) {
8182 u32 dpll_md
= (crtc_state
->pixel_multiplier
- 1)
8183 << DPLL_MD_UDI_MULTIPLIER_SHIFT
;
8184 crtc_state
->dpll_hw_state
.dpll_md
= dpll_md
;
8188 static void i8xx_compute_dpll(struct intel_crtc
*crtc
,
8189 struct intel_crtc_state
*crtc_state
,
8190 struct dpll
*reduced_clock
)
8192 struct drm_device
*dev
= crtc
->base
.dev
;
8193 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8195 struct dpll
*clock
= &crtc_state
->dpll
;
8197 i9xx_update_pll_dividers(crtc
, crtc_state
, reduced_clock
);
8199 dpll
= DPLL_VGA_MODE_DIS
;
8201 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
8202 dpll
|= (1 << (clock
->p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
8205 dpll
|= PLL_P1_DIVIDE_BY_TWO
;
8207 dpll
|= (clock
->p1
- 2) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
8209 dpll
|= PLL_P2_DIVIDE_BY_4
;
8212 if (!IS_I830(dev_priv
) &&
8213 intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_DVO
))
8214 dpll
|= DPLL_DVO_2X_MODE
;
8216 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
8217 intel_panel_use_ssc(dev_priv
))
8218 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
8220 dpll
|= PLL_REF_INPUT_DREFCLK
;
8222 dpll
|= DPLL_VCO_ENABLE
;
8223 crtc_state
->dpll_hw_state
.dpll
= dpll
;
8226 static void intel_set_pipe_timings(struct intel_crtc
*intel_crtc
)
8228 struct drm_i915_private
*dev_priv
= to_i915(intel_crtc
->base
.dev
);
8229 enum pipe pipe
= intel_crtc
->pipe
;
8230 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
8231 const struct drm_display_mode
*adjusted_mode
= &intel_crtc
->config
->base
.adjusted_mode
;
8232 uint32_t crtc_vtotal
, crtc_vblank_end
;
8235 /* We need to be careful not to changed the adjusted mode, for otherwise
8236 * the hw state checker will get angry at the mismatch. */
8237 crtc_vtotal
= adjusted_mode
->crtc_vtotal
;
8238 crtc_vblank_end
= adjusted_mode
->crtc_vblank_end
;
8240 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
) {
8241 /* the chip adds 2 halflines automatically */
8243 crtc_vblank_end
-= 1;
8245 if (intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_SDVO
))
8246 vsyncshift
= (adjusted_mode
->crtc_htotal
- 1) / 2;
8248 vsyncshift
= adjusted_mode
->crtc_hsync_start
-
8249 adjusted_mode
->crtc_htotal
/ 2;
8251 vsyncshift
+= adjusted_mode
->crtc_htotal
;
8254 if (INTEL_GEN(dev_priv
) > 3)
8255 I915_WRITE(VSYNCSHIFT(cpu_transcoder
), vsyncshift
);
8257 I915_WRITE(HTOTAL(cpu_transcoder
),
8258 (adjusted_mode
->crtc_hdisplay
- 1) |
8259 ((adjusted_mode
->crtc_htotal
- 1) << 16));
8260 I915_WRITE(HBLANK(cpu_transcoder
),
8261 (adjusted_mode
->crtc_hblank_start
- 1) |
8262 ((adjusted_mode
->crtc_hblank_end
- 1) << 16));
8263 I915_WRITE(HSYNC(cpu_transcoder
),
8264 (adjusted_mode
->crtc_hsync_start
- 1) |
8265 ((adjusted_mode
->crtc_hsync_end
- 1) << 16));
8267 I915_WRITE(VTOTAL(cpu_transcoder
),
8268 (adjusted_mode
->crtc_vdisplay
- 1) |
8269 ((crtc_vtotal
- 1) << 16));
8270 I915_WRITE(VBLANK(cpu_transcoder
),
8271 (adjusted_mode
->crtc_vblank_start
- 1) |
8272 ((crtc_vblank_end
- 1) << 16));
8273 I915_WRITE(VSYNC(cpu_transcoder
),
8274 (adjusted_mode
->crtc_vsync_start
- 1) |
8275 ((adjusted_mode
->crtc_vsync_end
- 1) << 16));
8277 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
8278 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
8279 * documented on the DDI_FUNC_CTL register description, EDP Input Select
8281 if (IS_HASWELL(dev_priv
) && cpu_transcoder
== TRANSCODER_EDP
&&
8282 (pipe
== PIPE_B
|| pipe
== PIPE_C
))
8283 I915_WRITE(VTOTAL(pipe
), I915_READ(VTOTAL(cpu_transcoder
)));
8287 static void intel_set_pipe_src_size(struct intel_crtc
*intel_crtc
)
8289 struct drm_device
*dev
= intel_crtc
->base
.dev
;
8290 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8291 enum pipe pipe
= intel_crtc
->pipe
;
8293 /* pipesrc controls the size that is scaled from, which should
8294 * always be the user's requested size.
8296 I915_WRITE(PIPESRC(pipe
),
8297 ((intel_crtc
->config
->pipe_src_w
- 1) << 16) |
8298 (intel_crtc
->config
->pipe_src_h
- 1));
8301 static void intel_get_pipe_timings(struct intel_crtc
*crtc
,
8302 struct intel_crtc_state
*pipe_config
)
8304 struct drm_device
*dev
= crtc
->base
.dev
;
8305 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8306 enum transcoder cpu_transcoder
= pipe_config
->cpu_transcoder
;
8309 tmp
= I915_READ(HTOTAL(cpu_transcoder
));
8310 pipe_config
->base
.adjusted_mode
.crtc_hdisplay
= (tmp
& 0xffff) + 1;
8311 pipe_config
->base
.adjusted_mode
.crtc_htotal
= ((tmp
>> 16) & 0xffff) + 1;
8312 tmp
= I915_READ(HBLANK(cpu_transcoder
));
8313 pipe_config
->base
.adjusted_mode
.crtc_hblank_start
= (tmp
& 0xffff) + 1;
8314 pipe_config
->base
.adjusted_mode
.crtc_hblank_end
= ((tmp
>> 16) & 0xffff) + 1;
8315 tmp
= I915_READ(HSYNC(cpu_transcoder
));
8316 pipe_config
->base
.adjusted_mode
.crtc_hsync_start
= (tmp
& 0xffff) + 1;
8317 pipe_config
->base
.adjusted_mode
.crtc_hsync_end
= ((tmp
>> 16) & 0xffff) + 1;
8319 tmp
= I915_READ(VTOTAL(cpu_transcoder
));
8320 pipe_config
->base
.adjusted_mode
.crtc_vdisplay
= (tmp
& 0xffff) + 1;
8321 pipe_config
->base
.adjusted_mode
.crtc_vtotal
= ((tmp
>> 16) & 0xffff) + 1;
8322 tmp
= I915_READ(VBLANK(cpu_transcoder
));
8323 pipe_config
->base
.adjusted_mode
.crtc_vblank_start
= (tmp
& 0xffff) + 1;
8324 pipe_config
->base
.adjusted_mode
.crtc_vblank_end
= ((tmp
>> 16) & 0xffff) + 1;
8325 tmp
= I915_READ(VSYNC(cpu_transcoder
));
8326 pipe_config
->base
.adjusted_mode
.crtc_vsync_start
= (tmp
& 0xffff) + 1;
8327 pipe_config
->base
.adjusted_mode
.crtc_vsync_end
= ((tmp
>> 16) & 0xffff) + 1;
8329 if (I915_READ(PIPECONF(cpu_transcoder
)) & PIPECONF_INTERLACE_MASK
) {
8330 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_INTERLACE
;
8331 pipe_config
->base
.adjusted_mode
.crtc_vtotal
+= 1;
8332 pipe_config
->base
.adjusted_mode
.crtc_vblank_end
+= 1;
8336 static void intel_get_pipe_src_size(struct intel_crtc
*crtc
,
8337 struct intel_crtc_state
*pipe_config
)
8339 struct drm_device
*dev
= crtc
->base
.dev
;
8340 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8343 tmp
= I915_READ(PIPESRC(crtc
->pipe
));
8344 pipe_config
->pipe_src_h
= (tmp
& 0xffff) + 1;
8345 pipe_config
->pipe_src_w
= ((tmp
>> 16) & 0xffff) + 1;
8347 pipe_config
->base
.mode
.vdisplay
= pipe_config
->pipe_src_h
;
8348 pipe_config
->base
.mode
.hdisplay
= pipe_config
->pipe_src_w
;
8351 void intel_mode_from_pipe_config(struct drm_display_mode
*mode
,
8352 struct intel_crtc_state
*pipe_config
)
8354 mode
->hdisplay
= pipe_config
->base
.adjusted_mode
.crtc_hdisplay
;
8355 mode
->htotal
= pipe_config
->base
.adjusted_mode
.crtc_htotal
;
8356 mode
->hsync_start
= pipe_config
->base
.adjusted_mode
.crtc_hsync_start
;
8357 mode
->hsync_end
= pipe_config
->base
.adjusted_mode
.crtc_hsync_end
;
8359 mode
->vdisplay
= pipe_config
->base
.adjusted_mode
.crtc_vdisplay
;
8360 mode
->vtotal
= pipe_config
->base
.adjusted_mode
.crtc_vtotal
;
8361 mode
->vsync_start
= pipe_config
->base
.adjusted_mode
.crtc_vsync_start
;
8362 mode
->vsync_end
= pipe_config
->base
.adjusted_mode
.crtc_vsync_end
;
8364 mode
->flags
= pipe_config
->base
.adjusted_mode
.flags
;
8365 mode
->type
= DRM_MODE_TYPE_DRIVER
;
8367 mode
->clock
= pipe_config
->base
.adjusted_mode
.crtc_clock
;
8368 mode
->flags
|= pipe_config
->base
.adjusted_mode
.flags
;
8370 mode
->hsync
= drm_mode_hsync(mode
);
8371 mode
->vrefresh
= drm_mode_vrefresh(mode
);
8372 drm_mode_set_name(mode
);
8375 static void i9xx_set_pipeconf(struct intel_crtc
*intel_crtc
)
8377 struct drm_i915_private
*dev_priv
= to_i915(intel_crtc
->base
.dev
);
8382 if ((intel_crtc
->pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
8383 (intel_crtc
->pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
8384 pipeconf
|= I915_READ(PIPECONF(intel_crtc
->pipe
)) & PIPECONF_ENABLE
;
8386 if (intel_crtc
->config
->double_wide
)
8387 pipeconf
|= PIPECONF_DOUBLE_WIDE
;
8389 /* only g4x and later have fancy bpc/dither controls */
8390 if (IS_G4X(dev_priv
) || IS_VALLEYVIEW(dev_priv
) ||
8391 IS_CHERRYVIEW(dev_priv
)) {
8392 /* Bspec claims that we can't use dithering for 30bpp pipes. */
8393 if (intel_crtc
->config
->dither
&& intel_crtc
->config
->pipe_bpp
!= 30)
8394 pipeconf
|= PIPECONF_DITHER_EN
|
8395 PIPECONF_DITHER_TYPE_SP
;
8397 switch (intel_crtc
->config
->pipe_bpp
) {
8399 pipeconf
|= PIPECONF_6BPC
;
8402 pipeconf
|= PIPECONF_8BPC
;
8405 pipeconf
|= PIPECONF_10BPC
;
8408 /* Case prevented by intel_choose_pipe_bpp_dither. */
8413 if (HAS_PIPE_CXSR(dev_priv
)) {
8414 if (intel_crtc
->lowfreq_avail
) {
8415 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
8416 pipeconf
|= PIPECONF_CXSR_DOWNCLOCK
;
8418 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
8422 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
) {
8423 if (INTEL_GEN(dev_priv
) < 4 ||
8424 intel_crtc_has_type(intel_crtc
->config
, INTEL_OUTPUT_SDVO
))
8425 pipeconf
|= PIPECONF_INTERLACE_W_FIELD_INDICATION
;
8427 pipeconf
|= PIPECONF_INTERLACE_W_SYNC_SHIFT
;
8429 pipeconf
|= PIPECONF_PROGRESSIVE
;
8431 if ((IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) &&
8432 intel_crtc
->config
->limited_color_range
)
8433 pipeconf
|= PIPECONF_COLOR_RANGE_SELECT
;
8435 I915_WRITE(PIPECONF(intel_crtc
->pipe
), pipeconf
);
8436 POSTING_READ(PIPECONF(intel_crtc
->pipe
));
8439 static int i8xx_crtc_compute_clock(struct intel_crtc
*crtc
,
8440 struct intel_crtc_state
*crtc_state
)
8442 struct drm_device
*dev
= crtc
->base
.dev
;
8443 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8444 const struct intel_limit
*limit
;
8447 memset(&crtc_state
->dpll_hw_state
, 0,
8448 sizeof(crtc_state
->dpll_hw_state
));
8450 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
8451 if (intel_panel_use_ssc(dev_priv
)) {
8452 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
8453 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk
);
8456 limit
= &intel_limits_i8xx_lvds
;
8457 } else if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_DVO
)) {
8458 limit
= &intel_limits_i8xx_dvo
;
8460 limit
= &intel_limits_i8xx_dac
;
8463 if (!crtc_state
->clock_set
&&
8464 !i9xx_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8465 refclk
, NULL
, &crtc_state
->dpll
)) {
8466 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8470 i8xx_compute_dpll(crtc
, crtc_state
, NULL
);
8475 static int g4x_crtc_compute_clock(struct intel_crtc
*crtc
,
8476 struct intel_crtc_state
*crtc_state
)
8478 struct drm_device
*dev
= crtc
->base
.dev
;
8479 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8480 const struct intel_limit
*limit
;
8483 memset(&crtc_state
->dpll_hw_state
, 0,
8484 sizeof(crtc_state
->dpll_hw_state
));
8486 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
8487 if (intel_panel_use_ssc(dev_priv
)) {
8488 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
8489 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk
);
8492 if (intel_is_dual_link_lvds(dev
))
8493 limit
= &intel_limits_g4x_dual_channel_lvds
;
8495 limit
= &intel_limits_g4x_single_channel_lvds
;
8496 } else if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_HDMI
) ||
8497 intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_ANALOG
)) {
8498 limit
= &intel_limits_g4x_hdmi
;
8499 } else if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_SDVO
)) {
8500 limit
= &intel_limits_g4x_sdvo
;
8502 /* The option is for other outputs */
8503 limit
= &intel_limits_i9xx_sdvo
;
8506 if (!crtc_state
->clock_set
&&
8507 !g4x_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8508 refclk
, NULL
, &crtc_state
->dpll
)) {
8509 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8513 i9xx_compute_dpll(crtc
, crtc_state
, NULL
);
8518 static int pnv_crtc_compute_clock(struct intel_crtc
*crtc
,
8519 struct intel_crtc_state
*crtc_state
)
8521 struct drm_device
*dev
= crtc
->base
.dev
;
8522 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8523 const struct intel_limit
*limit
;
8526 memset(&crtc_state
->dpll_hw_state
, 0,
8527 sizeof(crtc_state
->dpll_hw_state
));
8529 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
8530 if (intel_panel_use_ssc(dev_priv
)) {
8531 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
8532 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk
);
8535 limit
= &intel_limits_pineview_lvds
;
8537 limit
= &intel_limits_pineview_sdvo
;
8540 if (!crtc_state
->clock_set
&&
8541 !pnv_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8542 refclk
, NULL
, &crtc_state
->dpll
)) {
8543 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8547 i9xx_compute_dpll(crtc
, crtc_state
, NULL
);
8552 static int i9xx_crtc_compute_clock(struct intel_crtc
*crtc
,
8553 struct intel_crtc_state
*crtc_state
)
8555 struct drm_device
*dev
= crtc
->base
.dev
;
8556 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8557 const struct intel_limit
*limit
;
8560 memset(&crtc_state
->dpll_hw_state
, 0,
8561 sizeof(crtc_state
->dpll_hw_state
));
8563 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
8564 if (intel_panel_use_ssc(dev_priv
)) {
8565 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
8566 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk
);
8569 limit
= &intel_limits_i9xx_lvds
;
8571 limit
= &intel_limits_i9xx_sdvo
;
8574 if (!crtc_state
->clock_set
&&
8575 !i9xx_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8576 refclk
, NULL
, &crtc_state
->dpll
)) {
8577 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8581 i9xx_compute_dpll(crtc
, crtc_state
, NULL
);
8586 static int chv_crtc_compute_clock(struct intel_crtc
*crtc
,
8587 struct intel_crtc_state
*crtc_state
)
8589 int refclk
= 100000;
8590 const struct intel_limit
*limit
= &intel_limits_chv
;
8592 memset(&crtc_state
->dpll_hw_state
, 0,
8593 sizeof(crtc_state
->dpll_hw_state
));
8595 if (!crtc_state
->clock_set
&&
8596 !chv_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8597 refclk
, NULL
, &crtc_state
->dpll
)) {
8598 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8602 chv_compute_dpll(crtc
, crtc_state
);
8607 static int vlv_crtc_compute_clock(struct intel_crtc
*crtc
,
8608 struct intel_crtc_state
*crtc_state
)
8610 int refclk
= 100000;
8611 const struct intel_limit
*limit
= &intel_limits_vlv
;
8613 memset(&crtc_state
->dpll_hw_state
, 0,
8614 sizeof(crtc_state
->dpll_hw_state
));
8616 if (!crtc_state
->clock_set
&&
8617 !vlv_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
8618 refclk
, NULL
, &crtc_state
->dpll
)) {
8619 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8623 vlv_compute_dpll(crtc
, crtc_state
);
8628 static void i9xx_get_pfit_config(struct intel_crtc
*crtc
,
8629 struct intel_crtc_state
*pipe_config
)
8631 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
8634 if (INTEL_GEN(dev_priv
) <= 3 &&
8635 (IS_I830(dev_priv
) || !IS_MOBILE(dev_priv
)))
8638 tmp
= I915_READ(PFIT_CONTROL
);
8639 if (!(tmp
& PFIT_ENABLE
))
8642 /* Check whether the pfit is attached to our pipe. */
8643 if (INTEL_GEN(dev_priv
) < 4) {
8644 if (crtc
->pipe
!= PIPE_B
)
8647 if ((tmp
& PFIT_PIPE_MASK
) != (crtc
->pipe
<< PFIT_PIPE_SHIFT
))
8651 pipe_config
->gmch_pfit
.control
= tmp
;
8652 pipe_config
->gmch_pfit
.pgm_ratios
= I915_READ(PFIT_PGM_RATIOS
);
8655 static void vlv_crtc_clock_get(struct intel_crtc
*crtc
,
8656 struct intel_crtc_state
*pipe_config
)
8658 struct drm_device
*dev
= crtc
->base
.dev
;
8659 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8660 int pipe
= pipe_config
->cpu_transcoder
;
8663 int refclk
= 100000;
8665 /* In case of DSI, DPLL will not be used */
8666 if ((pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
) == 0)
8669 mutex_lock(&dev_priv
->sb_lock
);
8670 mdiv
= vlv_dpio_read(dev_priv
, pipe
, VLV_PLL_DW3(pipe
));
8671 mutex_unlock(&dev_priv
->sb_lock
);
8673 clock
.m1
= (mdiv
>> DPIO_M1DIV_SHIFT
) & 7;
8674 clock
.m2
= mdiv
& DPIO_M2DIV_MASK
;
8675 clock
.n
= (mdiv
>> DPIO_N_SHIFT
) & 0xf;
8676 clock
.p1
= (mdiv
>> DPIO_P1_SHIFT
) & 7;
8677 clock
.p2
= (mdiv
>> DPIO_P2_SHIFT
) & 0x1f;
8679 pipe_config
->port_clock
= vlv_calc_dpll_params(refclk
, &clock
);
8683 i9xx_get_initial_plane_config(struct intel_crtc
*crtc
,
8684 struct intel_initial_plane_config
*plane_config
)
8686 struct drm_device
*dev
= crtc
->base
.dev
;
8687 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8688 u32 val
, base
, offset
;
8689 int pipe
= crtc
->pipe
, plane
= crtc
->plane
;
8690 int fourcc
, pixel_format
;
8691 unsigned int aligned_height
;
8692 struct drm_framebuffer
*fb
;
8693 struct intel_framebuffer
*intel_fb
;
8695 val
= I915_READ(DSPCNTR(plane
));
8696 if (!(val
& DISPLAY_PLANE_ENABLE
))
8699 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
8701 DRM_DEBUG_KMS("failed to alloc fb\n");
8705 fb
= &intel_fb
->base
;
8707 if (INTEL_GEN(dev_priv
) >= 4) {
8708 if (val
& DISPPLANE_TILED
) {
8709 plane_config
->tiling
= I915_TILING_X
;
8710 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
8714 pixel_format
= val
& DISPPLANE_PIXFORMAT_MASK
;
8715 fourcc
= i9xx_format_to_fourcc(pixel_format
);
8716 fb
->pixel_format
= fourcc
;
8717 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
8719 if (INTEL_GEN(dev_priv
) >= 4) {
8720 if (plane_config
->tiling
)
8721 offset
= I915_READ(DSPTILEOFF(plane
));
8723 offset
= I915_READ(DSPLINOFF(plane
));
8724 base
= I915_READ(DSPSURF(plane
)) & 0xfffff000;
8726 base
= I915_READ(DSPADDR(plane
));
8728 plane_config
->base
= base
;
8730 val
= I915_READ(PIPESRC(pipe
));
8731 fb
->width
= ((val
>> 16) & 0xfff) + 1;
8732 fb
->height
= ((val
>> 0) & 0xfff) + 1;
8734 val
= I915_READ(DSPSTRIDE(pipe
));
8735 fb
->pitches
[0] = val
& 0xffffffc0;
8737 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
8741 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
8743 DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
8744 pipe_name(pipe
), plane
, fb
->width
, fb
->height
,
8745 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
8746 plane_config
->size
);
8748 plane_config
->fb
= intel_fb
;
8751 static void chv_crtc_clock_get(struct intel_crtc
*crtc
,
8752 struct intel_crtc_state
*pipe_config
)
8754 struct drm_device
*dev
= crtc
->base
.dev
;
8755 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8756 int pipe
= pipe_config
->cpu_transcoder
;
8757 enum dpio_channel port
= vlv_pipe_to_channel(pipe
);
8759 u32 cmn_dw13
, pll_dw0
, pll_dw1
, pll_dw2
, pll_dw3
;
8760 int refclk
= 100000;
8762 /* In case of DSI, DPLL will not be used */
8763 if ((pipe_config
->dpll_hw_state
.dpll
& DPLL_VCO_ENABLE
) == 0)
8766 mutex_lock(&dev_priv
->sb_lock
);
8767 cmn_dw13
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW13(port
));
8768 pll_dw0
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW0(port
));
8769 pll_dw1
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW1(port
));
8770 pll_dw2
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW2(port
));
8771 pll_dw3
= vlv_dpio_read(dev_priv
, pipe
, CHV_PLL_DW3(port
));
8772 mutex_unlock(&dev_priv
->sb_lock
);
8774 clock
.m1
= (pll_dw1
& 0x7) == DPIO_CHV_M1_DIV_BY_2
? 2 : 0;
8775 clock
.m2
= (pll_dw0
& 0xff) << 22;
8776 if (pll_dw3
& DPIO_CHV_FRAC_DIV_EN
)
8777 clock
.m2
|= pll_dw2
& 0x3fffff;
8778 clock
.n
= (pll_dw1
>> DPIO_CHV_N_DIV_SHIFT
) & 0xf;
8779 clock
.p1
= (cmn_dw13
>> DPIO_CHV_P1_DIV_SHIFT
) & 0x7;
8780 clock
.p2
= (cmn_dw13
>> DPIO_CHV_P2_DIV_SHIFT
) & 0x1f;
8782 pipe_config
->port_clock
= chv_calc_dpll_params(refclk
, &clock
);
8785 static bool i9xx_get_pipe_config(struct intel_crtc
*crtc
,
8786 struct intel_crtc_state
*pipe_config
)
8788 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
8789 enum intel_display_power_domain power_domain
;
8793 power_domain
= POWER_DOMAIN_PIPE(crtc
->pipe
);
8794 if (!intel_display_power_get_if_enabled(dev_priv
, power_domain
))
8797 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
8798 pipe_config
->shared_dpll
= NULL
;
8802 tmp
= I915_READ(PIPECONF(crtc
->pipe
));
8803 if (!(tmp
& PIPECONF_ENABLE
))
8806 if (IS_G4X(dev_priv
) || IS_VALLEYVIEW(dev_priv
) ||
8807 IS_CHERRYVIEW(dev_priv
)) {
8808 switch (tmp
& PIPECONF_BPC_MASK
) {
8810 pipe_config
->pipe_bpp
= 18;
8813 pipe_config
->pipe_bpp
= 24;
8815 case PIPECONF_10BPC
:
8816 pipe_config
->pipe_bpp
= 30;
8823 if ((IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) &&
8824 (tmp
& PIPECONF_COLOR_RANGE_SELECT
))
8825 pipe_config
->limited_color_range
= true;
8827 if (INTEL_GEN(dev_priv
) < 4)
8828 pipe_config
->double_wide
= tmp
& PIPECONF_DOUBLE_WIDE
;
8830 intel_get_pipe_timings(crtc
, pipe_config
);
8831 intel_get_pipe_src_size(crtc
, pipe_config
);
8833 i9xx_get_pfit_config(crtc
, pipe_config
);
8835 if (INTEL_GEN(dev_priv
) >= 4) {
8836 /* No way to read it out on pipes B and C */
8837 if (IS_CHERRYVIEW(dev_priv
) && crtc
->pipe
!= PIPE_A
)
8838 tmp
= dev_priv
->chv_dpll_md
[crtc
->pipe
];
8840 tmp
= I915_READ(DPLL_MD(crtc
->pipe
));
8841 pipe_config
->pixel_multiplier
=
8842 ((tmp
& DPLL_MD_UDI_MULTIPLIER_MASK
)
8843 >> DPLL_MD_UDI_MULTIPLIER_SHIFT
) + 1;
8844 pipe_config
->dpll_hw_state
.dpll_md
= tmp
;
8845 } else if (IS_I945G(dev_priv
) || IS_I945GM(dev_priv
) ||
8847 tmp
= I915_READ(DPLL(crtc
->pipe
));
8848 pipe_config
->pixel_multiplier
=
8849 ((tmp
& SDVO_MULTIPLIER_MASK
)
8850 >> SDVO_MULTIPLIER_SHIFT_HIRES
) + 1;
8852 /* Note that on i915G/GM the pixel multiplier is in the sdvo
8853 * port and will be fixed up in the encoder->get_config
8855 pipe_config
->pixel_multiplier
= 1;
8857 pipe_config
->dpll_hw_state
.dpll
= I915_READ(DPLL(crtc
->pipe
));
8858 if (!IS_VALLEYVIEW(dev_priv
) && !IS_CHERRYVIEW(dev_priv
)) {
8860 * DPLL_DVO_2X_MODE must be enabled for both DPLLs
8861 * on 830. Filter it out here so that we don't
8862 * report errors due to that.
8864 if (IS_I830(dev_priv
))
8865 pipe_config
->dpll_hw_state
.dpll
&= ~DPLL_DVO_2X_MODE
;
8867 pipe_config
->dpll_hw_state
.fp0
= I915_READ(FP0(crtc
->pipe
));
8868 pipe_config
->dpll_hw_state
.fp1
= I915_READ(FP1(crtc
->pipe
));
8870 /* Mask out read-only status bits. */
8871 pipe_config
->dpll_hw_state
.dpll
&= ~(DPLL_LOCK_VLV
|
8872 DPLL_PORTC_READY_MASK
|
8873 DPLL_PORTB_READY_MASK
);
8876 if (IS_CHERRYVIEW(dev_priv
))
8877 chv_crtc_clock_get(crtc
, pipe_config
);
8878 else if (IS_VALLEYVIEW(dev_priv
))
8879 vlv_crtc_clock_get(crtc
, pipe_config
);
8881 i9xx_crtc_clock_get(crtc
, pipe_config
);
8884 * Normally the dotclock is filled in by the encoder .get_config()
8885 * but in case the pipe is enabled w/o any ports we need a sane
8888 pipe_config
->base
.adjusted_mode
.crtc_clock
=
8889 pipe_config
->port_clock
/ pipe_config
->pixel_multiplier
;
8894 intel_display_power_put(dev_priv
, power_domain
);
8899 static void ironlake_init_pch_refclk(struct drm_device
*dev
)
8901 struct drm_i915_private
*dev_priv
= to_i915(dev
);
8902 struct intel_encoder
*encoder
;
8905 bool has_lvds
= false;
8906 bool has_cpu_edp
= false;
8907 bool has_panel
= false;
8908 bool has_ck505
= false;
8909 bool can_ssc
= false;
8910 bool using_ssc_source
= false;
8912 /* We need to take the global config into account */
8913 for_each_intel_encoder(dev
, encoder
) {
8914 switch (encoder
->type
) {
8915 case INTEL_OUTPUT_LVDS
:
8919 case INTEL_OUTPUT_EDP
:
8921 if (enc_to_dig_port(&encoder
->base
)->port
== PORT_A
)
8929 if (HAS_PCH_IBX(dev_priv
)) {
8930 has_ck505
= dev_priv
->vbt
.display_clock_mode
;
8931 can_ssc
= has_ck505
;
8937 /* Check if any DPLLs are using the SSC source */
8938 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
8939 u32 temp
= I915_READ(PCH_DPLL(i
));
8941 if (!(temp
& DPLL_VCO_ENABLE
))
8944 if ((temp
& PLL_REF_INPUT_MASK
) ==
8945 PLLB_REF_INPUT_SPREADSPECTRUMIN
) {
8946 using_ssc_source
= true;
8951 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d using_ssc_source %d\n",
8952 has_panel
, has_lvds
, has_ck505
, using_ssc_source
);
8954 /* Ironlake: try to setup display ref clock before DPLL
8955 * enabling. This is only under driver's control after
8956 * PCH B stepping, previous chipset stepping should be
8957 * ignoring this setting.
8959 val
= I915_READ(PCH_DREF_CONTROL
);
8961 /* As we must carefully and slowly disable/enable each source in turn,
8962 * compute the final state we want first and check if we need to
8963 * make any changes at all.
8966 final
&= ~DREF_NONSPREAD_SOURCE_MASK
;
8968 final
|= DREF_NONSPREAD_CK505_ENABLE
;
8970 final
|= DREF_NONSPREAD_SOURCE_ENABLE
;
8972 final
&= ~DREF_SSC_SOURCE_MASK
;
8973 final
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
8974 final
&= ~DREF_SSC1_ENABLE
;
8977 final
|= DREF_SSC_SOURCE_ENABLE
;
8979 if (intel_panel_use_ssc(dev_priv
) && can_ssc
)
8980 final
|= DREF_SSC1_ENABLE
;
8983 if (intel_panel_use_ssc(dev_priv
) && can_ssc
)
8984 final
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
8986 final
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
8988 final
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
8989 } else if (using_ssc_source
) {
8990 final
|= DREF_SSC_SOURCE_ENABLE
;
8991 final
|= DREF_SSC1_ENABLE
;
8997 /* Always enable nonspread source */
8998 val
&= ~DREF_NONSPREAD_SOURCE_MASK
;
9001 val
|= DREF_NONSPREAD_CK505_ENABLE
;
9003 val
|= DREF_NONSPREAD_SOURCE_ENABLE
;
9006 val
&= ~DREF_SSC_SOURCE_MASK
;
9007 val
|= DREF_SSC_SOURCE_ENABLE
;
9009 /* SSC must be turned on before enabling the CPU output */
9010 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
9011 DRM_DEBUG_KMS("Using SSC on panel\n");
9012 val
|= DREF_SSC1_ENABLE
;
9014 val
&= ~DREF_SSC1_ENABLE
;
9016 /* Get SSC going before enabling the outputs */
9017 I915_WRITE(PCH_DREF_CONTROL
, val
);
9018 POSTING_READ(PCH_DREF_CONTROL
);
9021 val
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
9023 /* Enable CPU source on CPU attached eDP */
9025 if (intel_panel_use_ssc(dev_priv
) && can_ssc
) {
9026 DRM_DEBUG_KMS("Using SSC on eDP\n");
9027 val
|= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD
;
9029 val
|= DREF_CPU_SOURCE_OUTPUT_NONSPREAD
;
9031 val
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
9033 I915_WRITE(PCH_DREF_CONTROL
, val
);
9034 POSTING_READ(PCH_DREF_CONTROL
);
9037 DRM_DEBUG_KMS("Disabling CPU source output\n");
9039 val
&= ~DREF_CPU_SOURCE_OUTPUT_MASK
;
9041 /* Turn off CPU output */
9042 val
|= DREF_CPU_SOURCE_OUTPUT_DISABLE
;
9044 I915_WRITE(PCH_DREF_CONTROL
, val
);
9045 POSTING_READ(PCH_DREF_CONTROL
);
9048 if (!using_ssc_source
) {
9049 DRM_DEBUG_KMS("Disabling SSC source\n");
9051 /* Turn off the SSC source */
9052 val
&= ~DREF_SSC_SOURCE_MASK
;
9053 val
|= DREF_SSC_SOURCE_DISABLE
;
9056 val
&= ~DREF_SSC1_ENABLE
;
9058 I915_WRITE(PCH_DREF_CONTROL
, val
);
9059 POSTING_READ(PCH_DREF_CONTROL
);
9064 BUG_ON(val
!= final
);
9067 static void lpt_reset_fdi_mphy(struct drm_i915_private
*dev_priv
)
9071 tmp
= I915_READ(SOUTH_CHICKEN2
);
9072 tmp
|= FDI_MPHY_IOSFSB_RESET_CTL
;
9073 I915_WRITE(SOUTH_CHICKEN2
, tmp
);
9075 if (wait_for_us(I915_READ(SOUTH_CHICKEN2
) &
9076 FDI_MPHY_IOSFSB_RESET_STATUS
, 100))
9077 DRM_ERROR("FDI mPHY reset assert timeout\n");
9079 tmp
= I915_READ(SOUTH_CHICKEN2
);
9080 tmp
&= ~FDI_MPHY_IOSFSB_RESET_CTL
;
9081 I915_WRITE(SOUTH_CHICKEN2
, tmp
);
9083 if (wait_for_us((I915_READ(SOUTH_CHICKEN2
) &
9084 FDI_MPHY_IOSFSB_RESET_STATUS
) == 0, 100))
9085 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
9088 /* WaMPhyProgramming:hsw */
9089 static void lpt_program_fdi_mphy(struct drm_i915_private
*dev_priv
)
9093 tmp
= intel_sbi_read(dev_priv
, 0x8008, SBI_MPHY
);
9094 tmp
&= ~(0xFF << 24);
9095 tmp
|= (0x12 << 24);
9096 intel_sbi_write(dev_priv
, 0x8008, tmp
, SBI_MPHY
);
9098 tmp
= intel_sbi_read(dev_priv
, 0x2008, SBI_MPHY
);
9100 intel_sbi_write(dev_priv
, 0x2008, tmp
, SBI_MPHY
);
9102 tmp
= intel_sbi_read(dev_priv
, 0x2108, SBI_MPHY
);
9104 intel_sbi_write(dev_priv
, 0x2108, tmp
, SBI_MPHY
);
9106 tmp
= intel_sbi_read(dev_priv
, 0x206C, SBI_MPHY
);
9107 tmp
|= (1 << 24) | (1 << 21) | (1 << 18);
9108 intel_sbi_write(dev_priv
, 0x206C, tmp
, SBI_MPHY
);
9110 tmp
= intel_sbi_read(dev_priv
, 0x216C, SBI_MPHY
);
9111 tmp
|= (1 << 24) | (1 << 21) | (1 << 18);
9112 intel_sbi_write(dev_priv
, 0x216C, tmp
, SBI_MPHY
);
9114 tmp
= intel_sbi_read(dev_priv
, 0x2080, SBI_MPHY
);
9117 intel_sbi_write(dev_priv
, 0x2080, tmp
, SBI_MPHY
);
9119 tmp
= intel_sbi_read(dev_priv
, 0x2180, SBI_MPHY
);
9122 intel_sbi_write(dev_priv
, 0x2180, tmp
, SBI_MPHY
);
9124 tmp
= intel_sbi_read(dev_priv
, 0x208C, SBI_MPHY
);
9127 intel_sbi_write(dev_priv
, 0x208C, tmp
, SBI_MPHY
);
9129 tmp
= intel_sbi_read(dev_priv
, 0x218C, SBI_MPHY
);
9132 intel_sbi_write(dev_priv
, 0x218C, tmp
, SBI_MPHY
);
9134 tmp
= intel_sbi_read(dev_priv
, 0x2098, SBI_MPHY
);
9135 tmp
&= ~(0xFF << 16);
9136 tmp
|= (0x1C << 16);
9137 intel_sbi_write(dev_priv
, 0x2098, tmp
, SBI_MPHY
);
9139 tmp
= intel_sbi_read(dev_priv
, 0x2198, SBI_MPHY
);
9140 tmp
&= ~(0xFF << 16);
9141 tmp
|= (0x1C << 16);
9142 intel_sbi_write(dev_priv
, 0x2198, tmp
, SBI_MPHY
);
9144 tmp
= intel_sbi_read(dev_priv
, 0x20C4, SBI_MPHY
);
9146 intel_sbi_write(dev_priv
, 0x20C4, tmp
, SBI_MPHY
);
9148 tmp
= intel_sbi_read(dev_priv
, 0x21C4, SBI_MPHY
);
9150 intel_sbi_write(dev_priv
, 0x21C4, tmp
, SBI_MPHY
);
9152 tmp
= intel_sbi_read(dev_priv
, 0x20EC, SBI_MPHY
);
9153 tmp
&= ~(0xF << 28);
9155 intel_sbi_write(dev_priv
, 0x20EC, tmp
, SBI_MPHY
);
9157 tmp
= intel_sbi_read(dev_priv
, 0x21EC, SBI_MPHY
);
9158 tmp
&= ~(0xF << 28);
9160 intel_sbi_write(dev_priv
, 0x21EC, tmp
, SBI_MPHY
);
9163 /* Implements 3 different sequences from BSpec chapter "Display iCLK
9164 * Programming" based on the parameters passed:
9165 * - Sequence to enable CLKOUT_DP
9166 * - Sequence to enable CLKOUT_DP without spread
9167 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
9169 static void lpt_enable_clkout_dp(struct drm_device
*dev
, bool with_spread
,
9172 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9175 if (WARN(with_fdi
&& !with_spread
, "FDI requires downspread\n"))
9177 if (WARN(HAS_PCH_LPT_LP(dev_priv
) &&
9178 with_fdi
, "LP PCH doesn't have FDI\n"))
9181 mutex_lock(&dev_priv
->sb_lock
);
9183 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
9184 tmp
&= ~SBI_SSCCTL_DISABLE
;
9185 tmp
|= SBI_SSCCTL_PATHALT
;
9186 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
9191 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
9192 tmp
&= ~SBI_SSCCTL_PATHALT
;
9193 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
9196 lpt_reset_fdi_mphy(dev_priv
);
9197 lpt_program_fdi_mphy(dev_priv
);
9201 reg
= HAS_PCH_LPT_LP(dev_priv
) ? SBI_GEN0
: SBI_DBUFF0
;
9202 tmp
= intel_sbi_read(dev_priv
, reg
, SBI_ICLK
);
9203 tmp
|= SBI_GEN0_CFG_BUFFENABLE_DISABLE
;
9204 intel_sbi_write(dev_priv
, reg
, tmp
, SBI_ICLK
);
9206 mutex_unlock(&dev_priv
->sb_lock
);
9209 /* Sequence to disable CLKOUT_DP */
9210 static void lpt_disable_clkout_dp(struct drm_device
*dev
)
9212 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9215 mutex_lock(&dev_priv
->sb_lock
);
9217 reg
= HAS_PCH_LPT_LP(dev_priv
) ? SBI_GEN0
: SBI_DBUFF0
;
9218 tmp
= intel_sbi_read(dev_priv
, reg
, SBI_ICLK
);
9219 tmp
&= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE
;
9220 intel_sbi_write(dev_priv
, reg
, tmp
, SBI_ICLK
);
9222 tmp
= intel_sbi_read(dev_priv
, SBI_SSCCTL
, SBI_ICLK
);
9223 if (!(tmp
& SBI_SSCCTL_DISABLE
)) {
9224 if (!(tmp
& SBI_SSCCTL_PATHALT
)) {
9225 tmp
|= SBI_SSCCTL_PATHALT
;
9226 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
9229 tmp
|= SBI_SSCCTL_DISABLE
;
9230 intel_sbi_write(dev_priv
, SBI_SSCCTL
, tmp
, SBI_ICLK
);
9233 mutex_unlock(&dev_priv
->sb_lock
);
9236 #define BEND_IDX(steps) ((50 + (steps)) / 5)
9238 static const uint16_t sscdivintphase
[] = {
9239 [BEND_IDX( 50)] = 0x3B23,
9240 [BEND_IDX( 45)] = 0x3B23,
9241 [BEND_IDX( 40)] = 0x3C23,
9242 [BEND_IDX( 35)] = 0x3C23,
9243 [BEND_IDX( 30)] = 0x3D23,
9244 [BEND_IDX( 25)] = 0x3D23,
9245 [BEND_IDX( 20)] = 0x3E23,
9246 [BEND_IDX( 15)] = 0x3E23,
9247 [BEND_IDX( 10)] = 0x3F23,
9248 [BEND_IDX( 5)] = 0x3F23,
9249 [BEND_IDX( 0)] = 0x0025,
9250 [BEND_IDX( -5)] = 0x0025,
9251 [BEND_IDX(-10)] = 0x0125,
9252 [BEND_IDX(-15)] = 0x0125,
9253 [BEND_IDX(-20)] = 0x0225,
9254 [BEND_IDX(-25)] = 0x0225,
9255 [BEND_IDX(-30)] = 0x0325,
9256 [BEND_IDX(-35)] = 0x0325,
9257 [BEND_IDX(-40)] = 0x0425,
9258 [BEND_IDX(-45)] = 0x0425,
9259 [BEND_IDX(-50)] = 0x0525,
9264 * steps -50 to 50 inclusive, in steps of 5
9265 * < 0 slow down the clock, > 0 speed up the clock, 0 == no bend (135MHz)
9266 * change in clock period = -(steps / 10) * 5.787 ps
9268 static void lpt_bend_clkout_dp(struct drm_i915_private
*dev_priv
, int steps
)
9271 int idx
= BEND_IDX(steps
);
9273 if (WARN_ON(steps
% 5 != 0))
9276 if (WARN_ON(idx
>= ARRAY_SIZE(sscdivintphase
)))
9279 mutex_lock(&dev_priv
->sb_lock
);
9281 if (steps
% 10 != 0)
9285 intel_sbi_write(dev_priv
, SBI_SSCDITHPHASE
, tmp
, SBI_ICLK
);
9287 tmp
= intel_sbi_read(dev_priv
, SBI_SSCDIVINTPHASE
, SBI_ICLK
);
9289 tmp
|= sscdivintphase
[idx
];
9290 intel_sbi_write(dev_priv
, SBI_SSCDIVINTPHASE
, tmp
, SBI_ICLK
);
9292 mutex_unlock(&dev_priv
->sb_lock
);
9297 static void lpt_init_pch_refclk(struct drm_device
*dev
)
9299 struct intel_encoder
*encoder
;
9300 bool has_vga
= false;
9302 for_each_intel_encoder(dev
, encoder
) {
9303 switch (encoder
->type
) {
9304 case INTEL_OUTPUT_ANALOG
:
9313 lpt_bend_clkout_dp(to_i915(dev
), 0);
9314 lpt_enable_clkout_dp(dev
, true, true);
9316 lpt_disable_clkout_dp(dev
);
9321 * Initialize reference clocks when the driver loads
9323 void intel_init_pch_refclk(struct drm_device
*dev
)
9325 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9327 if (HAS_PCH_IBX(dev_priv
) || HAS_PCH_CPT(dev_priv
))
9328 ironlake_init_pch_refclk(dev
);
9329 else if (HAS_PCH_LPT(dev_priv
))
9330 lpt_init_pch_refclk(dev
);
9333 static void ironlake_set_pipeconf(struct drm_crtc
*crtc
)
9335 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
9336 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9337 int pipe
= intel_crtc
->pipe
;
9342 switch (intel_crtc
->config
->pipe_bpp
) {
9344 val
|= PIPECONF_6BPC
;
9347 val
|= PIPECONF_8BPC
;
9350 val
|= PIPECONF_10BPC
;
9353 val
|= PIPECONF_12BPC
;
9356 /* Case prevented by intel_choose_pipe_bpp_dither. */
9360 if (intel_crtc
->config
->dither
)
9361 val
|= (PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_SP
);
9363 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
)
9364 val
|= PIPECONF_INTERLACED_ILK
;
9366 val
|= PIPECONF_PROGRESSIVE
;
9368 if (intel_crtc
->config
->limited_color_range
)
9369 val
|= PIPECONF_COLOR_RANGE_SELECT
;
9371 I915_WRITE(PIPECONF(pipe
), val
);
9372 POSTING_READ(PIPECONF(pipe
));
9375 static void haswell_set_pipeconf(struct drm_crtc
*crtc
)
9377 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
9378 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9379 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
9382 if (IS_HASWELL(dev_priv
) && intel_crtc
->config
->dither
)
9383 val
|= (PIPECONF_DITHER_EN
| PIPECONF_DITHER_TYPE_SP
);
9385 if (intel_crtc
->config
->base
.adjusted_mode
.flags
& DRM_MODE_FLAG_INTERLACE
)
9386 val
|= PIPECONF_INTERLACED_ILK
;
9388 val
|= PIPECONF_PROGRESSIVE
;
9390 I915_WRITE(PIPECONF(cpu_transcoder
), val
);
9391 POSTING_READ(PIPECONF(cpu_transcoder
));
9394 static void haswell_set_pipemisc(struct drm_crtc
*crtc
)
9396 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
9397 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
9399 if (IS_BROADWELL(dev_priv
) || INTEL_INFO(dev_priv
)->gen
>= 9) {
9402 switch (intel_crtc
->config
->pipe_bpp
) {
9404 val
|= PIPEMISC_DITHER_6_BPC
;
9407 val
|= PIPEMISC_DITHER_8_BPC
;
9410 val
|= PIPEMISC_DITHER_10_BPC
;
9413 val
|= PIPEMISC_DITHER_12_BPC
;
9416 /* Case prevented by pipe_config_set_bpp. */
9420 if (intel_crtc
->config
->dither
)
9421 val
|= PIPEMISC_DITHER_ENABLE
| PIPEMISC_DITHER_TYPE_SP
;
9423 I915_WRITE(PIPEMISC(intel_crtc
->pipe
), val
);
9427 int ironlake_get_lanes_required(int target_clock
, int link_bw
, int bpp
)
9430 * Account for spread spectrum to avoid
9431 * oversubscribing the link. Max center spread
9432 * is 2.5%; use 5% for safety's sake.
9434 u32 bps
= target_clock
* bpp
* 21 / 20;
9435 return DIV_ROUND_UP(bps
, link_bw
* 8);
9438 static bool ironlake_needs_fb_cb_tune(struct dpll
*dpll
, int factor
)
9440 return i9xx_dpll_compute_m(dpll
) < factor
* dpll
->n
;
9443 static void ironlake_compute_dpll(struct intel_crtc
*intel_crtc
,
9444 struct intel_crtc_state
*crtc_state
,
9445 struct dpll
*reduced_clock
)
9447 struct drm_crtc
*crtc
= &intel_crtc
->base
;
9448 struct drm_device
*dev
= crtc
->dev
;
9449 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9453 /* Enable autotuning of the PLL clock (if permissible) */
9455 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
9456 if ((intel_panel_use_ssc(dev_priv
) &&
9457 dev_priv
->vbt
.lvds_ssc_freq
== 100000) ||
9458 (HAS_PCH_IBX(dev_priv
) && intel_is_dual_link_lvds(dev
)))
9460 } else if (crtc_state
->sdvo_tv_clock
)
9463 fp
= i9xx_dpll_compute_fp(&crtc_state
->dpll
);
9465 if (ironlake_needs_fb_cb_tune(&crtc_state
->dpll
, factor
))
9468 if (reduced_clock
) {
9469 fp2
= i9xx_dpll_compute_fp(reduced_clock
);
9471 if (reduced_clock
->m
< factor
* reduced_clock
->n
)
9479 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
))
9480 dpll
|= DPLLB_MODE_LVDS
;
9482 dpll
|= DPLLB_MODE_DAC_SERIAL
;
9484 dpll
|= (crtc_state
->pixel_multiplier
- 1)
9485 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
;
9487 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_SDVO
) ||
9488 intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_HDMI
))
9489 dpll
|= DPLL_SDVO_HIGH_SPEED
;
9491 if (intel_crtc_has_dp_encoder(crtc_state
))
9492 dpll
|= DPLL_SDVO_HIGH_SPEED
;
9495 * The high speed IO clock is only really required for
9496 * SDVO/HDMI/DP, but we also enable it for CRT to make it
9497 * possible to share the DPLL between CRT and HDMI. Enabling
9498 * the clock needlessly does no real harm, except use up a
9499 * bit of power potentially.
9501 * We'll limit this to IVB with 3 pipes, since it has only two
9502 * DPLLs and so DPLL sharing is the only way to get three pipes
9503 * driving PCH ports at the same time. On SNB we could do this,
9504 * and potentially avoid enabling the second DPLL, but it's not
9505 * clear if it''s a win or loss power wise. No point in doing
9506 * this on ILK at all since it has a fixed DPLL<->pipe mapping.
9508 if (INTEL_INFO(dev_priv
)->num_pipes
== 3 &&
9509 intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_ANALOG
))
9510 dpll
|= DPLL_SDVO_HIGH_SPEED
;
9512 /* compute bitmask from p1 value */
9513 dpll
|= (1 << (crtc_state
->dpll
.p1
- 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT
;
9515 dpll
|= (1 << (crtc_state
->dpll
.p1
- 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT
;
9517 switch (crtc_state
->dpll
.p2
) {
9519 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
;
9522 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_7
;
9525 dpll
|= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10
;
9528 dpll
|= DPLLB_LVDS_P2_CLOCK_DIV_14
;
9532 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
9533 intel_panel_use_ssc(dev_priv
))
9534 dpll
|= PLLB_REF_INPUT_SPREADSPECTRUMIN
;
9536 dpll
|= PLL_REF_INPUT_DREFCLK
;
9538 dpll
|= DPLL_VCO_ENABLE
;
9540 crtc_state
->dpll_hw_state
.dpll
= dpll
;
9541 crtc_state
->dpll_hw_state
.fp0
= fp
;
9542 crtc_state
->dpll_hw_state
.fp1
= fp2
;
9545 static int ironlake_crtc_compute_clock(struct intel_crtc
*crtc
,
9546 struct intel_crtc_state
*crtc_state
)
9548 struct drm_device
*dev
= crtc
->base
.dev
;
9549 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9550 struct dpll reduced_clock
;
9551 bool has_reduced_clock
= false;
9552 struct intel_shared_dpll
*pll
;
9553 const struct intel_limit
*limit
;
9554 int refclk
= 120000;
9556 memset(&crtc_state
->dpll_hw_state
, 0,
9557 sizeof(crtc_state
->dpll_hw_state
));
9559 crtc
->lowfreq_avail
= false;
9561 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
9562 if (!crtc_state
->has_pch_encoder
)
9565 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
)) {
9566 if (intel_panel_use_ssc(dev_priv
)) {
9567 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
9568 dev_priv
->vbt
.lvds_ssc_freq
);
9569 refclk
= dev_priv
->vbt
.lvds_ssc_freq
;
9572 if (intel_is_dual_link_lvds(dev
)) {
9573 if (refclk
== 100000)
9574 limit
= &intel_limits_ironlake_dual_lvds_100m
;
9576 limit
= &intel_limits_ironlake_dual_lvds
;
9578 if (refclk
== 100000)
9579 limit
= &intel_limits_ironlake_single_lvds_100m
;
9581 limit
= &intel_limits_ironlake_single_lvds
;
9584 limit
= &intel_limits_ironlake_dac
;
9587 if (!crtc_state
->clock_set
&&
9588 !g4x_find_best_dpll(limit
, crtc_state
, crtc_state
->port_clock
,
9589 refclk
, NULL
, &crtc_state
->dpll
)) {
9590 DRM_ERROR("Couldn't find PLL settings for mode!\n");
9594 ironlake_compute_dpll(crtc
, crtc_state
,
9595 has_reduced_clock
? &reduced_clock
: NULL
);
9597 pll
= intel_get_shared_dpll(crtc
, crtc_state
, NULL
);
9599 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
9600 pipe_name(crtc
->pipe
));
9604 if (intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_LVDS
) &&
9606 crtc
->lowfreq_avail
= true;
9611 static void intel_pch_transcoder_get_m_n(struct intel_crtc
*crtc
,
9612 struct intel_link_m_n
*m_n
)
9614 struct drm_device
*dev
= crtc
->base
.dev
;
9615 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9616 enum pipe pipe
= crtc
->pipe
;
9618 m_n
->link_m
= I915_READ(PCH_TRANS_LINK_M1(pipe
));
9619 m_n
->link_n
= I915_READ(PCH_TRANS_LINK_N1(pipe
));
9620 m_n
->gmch_m
= I915_READ(PCH_TRANS_DATA_M1(pipe
))
9622 m_n
->gmch_n
= I915_READ(PCH_TRANS_DATA_N1(pipe
));
9623 m_n
->tu
= ((I915_READ(PCH_TRANS_DATA_M1(pipe
))
9624 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
9627 static void intel_cpu_transcoder_get_m_n(struct intel_crtc
*crtc
,
9628 enum transcoder transcoder
,
9629 struct intel_link_m_n
*m_n
,
9630 struct intel_link_m_n
*m2_n2
)
9632 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
9633 enum pipe pipe
= crtc
->pipe
;
9635 if (INTEL_GEN(dev_priv
) >= 5) {
9636 m_n
->link_m
= I915_READ(PIPE_LINK_M1(transcoder
));
9637 m_n
->link_n
= I915_READ(PIPE_LINK_N1(transcoder
));
9638 m_n
->gmch_m
= I915_READ(PIPE_DATA_M1(transcoder
))
9640 m_n
->gmch_n
= I915_READ(PIPE_DATA_N1(transcoder
));
9641 m_n
->tu
= ((I915_READ(PIPE_DATA_M1(transcoder
))
9642 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
9643 /* Read M2_N2 registers only for gen < 8 (M2_N2 available for
9644 * gen < 8) and if DRRS is supported (to make sure the
9645 * registers are not unnecessarily read).
9647 if (m2_n2
&& INTEL_GEN(dev_priv
) < 8 &&
9648 crtc
->config
->has_drrs
) {
9649 m2_n2
->link_m
= I915_READ(PIPE_LINK_M2(transcoder
));
9650 m2_n2
->link_n
= I915_READ(PIPE_LINK_N2(transcoder
));
9651 m2_n2
->gmch_m
= I915_READ(PIPE_DATA_M2(transcoder
))
9653 m2_n2
->gmch_n
= I915_READ(PIPE_DATA_N2(transcoder
));
9654 m2_n2
->tu
= ((I915_READ(PIPE_DATA_M2(transcoder
))
9655 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
9658 m_n
->link_m
= I915_READ(PIPE_LINK_M_G4X(pipe
));
9659 m_n
->link_n
= I915_READ(PIPE_LINK_N_G4X(pipe
));
9660 m_n
->gmch_m
= I915_READ(PIPE_DATA_M_G4X(pipe
))
9662 m_n
->gmch_n
= I915_READ(PIPE_DATA_N_G4X(pipe
));
9663 m_n
->tu
= ((I915_READ(PIPE_DATA_M_G4X(pipe
))
9664 & TU_SIZE_MASK
) >> TU_SIZE_SHIFT
) + 1;
9668 void intel_dp_get_m_n(struct intel_crtc
*crtc
,
9669 struct intel_crtc_state
*pipe_config
)
9671 if (pipe_config
->has_pch_encoder
)
9672 intel_pch_transcoder_get_m_n(crtc
, &pipe_config
->dp_m_n
);
9674 intel_cpu_transcoder_get_m_n(crtc
, pipe_config
->cpu_transcoder
,
9675 &pipe_config
->dp_m_n
,
9676 &pipe_config
->dp_m2_n2
);
9679 static void ironlake_get_fdi_m_n_config(struct intel_crtc
*crtc
,
9680 struct intel_crtc_state
*pipe_config
)
9682 intel_cpu_transcoder_get_m_n(crtc
, pipe_config
->cpu_transcoder
,
9683 &pipe_config
->fdi_m_n
, NULL
);
9686 static void skylake_get_pfit_config(struct intel_crtc
*crtc
,
9687 struct intel_crtc_state
*pipe_config
)
9689 struct drm_device
*dev
= crtc
->base
.dev
;
9690 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9691 struct intel_crtc_scaler_state
*scaler_state
= &pipe_config
->scaler_state
;
9692 uint32_t ps_ctrl
= 0;
9696 /* find scaler attached to this pipe */
9697 for (i
= 0; i
< crtc
->num_scalers
; i
++) {
9698 ps_ctrl
= I915_READ(SKL_PS_CTRL(crtc
->pipe
, i
));
9699 if (ps_ctrl
& PS_SCALER_EN
&& !(ps_ctrl
& PS_PLANE_SEL_MASK
)) {
9701 pipe_config
->pch_pfit
.enabled
= true;
9702 pipe_config
->pch_pfit
.pos
= I915_READ(SKL_PS_WIN_POS(crtc
->pipe
, i
));
9703 pipe_config
->pch_pfit
.size
= I915_READ(SKL_PS_WIN_SZ(crtc
->pipe
, i
));
9708 scaler_state
->scaler_id
= id
;
9710 scaler_state
->scaler_users
|= (1 << SKL_CRTC_INDEX
);
9712 scaler_state
->scaler_users
&= ~(1 << SKL_CRTC_INDEX
);
9717 skylake_get_initial_plane_config(struct intel_crtc
*crtc
,
9718 struct intel_initial_plane_config
*plane_config
)
9720 struct drm_device
*dev
= crtc
->base
.dev
;
9721 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9722 u32 val
, base
, offset
, stride_mult
, tiling
;
9723 int pipe
= crtc
->pipe
;
9724 int fourcc
, pixel_format
;
9725 unsigned int aligned_height
;
9726 struct drm_framebuffer
*fb
;
9727 struct intel_framebuffer
*intel_fb
;
9729 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
9731 DRM_DEBUG_KMS("failed to alloc fb\n");
9735 fb
= &intel_fb
->base
;
9737 val
= I915_READ(PLANE_CTL(pipe
, 0));
9738 if (!(val
& PLANE_CTL_ENABLE
))
9741 pixel_format
= val
& PLANE_CTL_FORMAT_MASK
;
9742 fourcc
= skl_format_to_fourcc(pixel_format
,
9743 val
& PLANE_CTL_ORDER_RGBX
,
9744 val
& PLANE_CTL_ALPHA_MASK
);
9745 fb
->pixel_format
= fourcc
;
9746 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
9748 tiling
= val
& PLANE_CTL_TILED_MASK
;
9750 case PLANE_CTL_TILED_LINEAR
:
9751 fb
->modifier
[0] = DRM_FORMAT_MOD_NONE
;
9753 case PLANE_CTL_TILED_X
:
9754 plane_config
->tiling
= I915_TILING_X
;
9755 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
9757 case PLANE_CTL_TILED_Y
:
9758 fb
->modifier
[0] = I915_FORMAT_MOD_Y_TILED
;
9760 case PLANE_CTL_TILED_YF
:
9761 fb
->modifier
[0] = I915_FORMAT_MOD_Yf_TILED
;
9764 MISSING_CASE(tiling
);
9768 base
= I915_READ(PLANE_SURF(pipe
, 0)) & 0xfffff000;
9769 plane_config
->base
= base
;
9771 offset
= I915_READ(PLANE_OFFSET(pipe
, 0));
9773 val
= I915_READ(PLANE_SIZE(pipe
, 0));
9774 fb
->height
= ((val
>> 16) & 0xfff) + 1;
9775 fb
->width
= ((val
>> 0) & 0x1fff) + 1;
9777 val
= I915_READ(PLANE_STRIDE(pipe
, 0));
9778 stride_mult
= intel_fb_stride_alignment(dev_priv
, fb
->modifier
[0],
9780 fb
->pitches
[0] = (val
& 0x3ff) * stride_mult
;
9782 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
9786 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
9788 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
9789 pipe_name(pipe
), fb
->width
, fb
->height
,
9790 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
9791 plane_config
->size
);
9793 plane_config
->fb
= intel_fb
;
9800 static void ironlake_get_pfit_config(struct intel_crtc
*crtc
,
9801 struct intel_crtc_state
*pipe_config
)
9803 struct drm_device
*dev
= crtc
->base
.dev
;
9804 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9807 tmp
= I915_READ(PF_CTL(crtc
->pipe
));
9809 if (tmp
& PF_ENABLE
) {
9810 pipe_config
->pch_pfit
.enabled
= true;
9811 pipe_config
->pch_pfit
.pos
= I915_READ(PF_WIN_POS(crtc
->pipe
));
9812 pipe_config
->pch_pfit
.size
= I915_READ(PF_WIN_SZ(crtc
->pipe
));
9814 /* We currently do not free assignements of panel fitters on
9815 * ivb/hsw (since we don't use the higher upscaling modes which
9816 * differentiates them) so just WARN about this case for now. */
9817 if (IS_GEN7(dev_priv
)) {
9818 WARN_ON((tmp
& PF_PIPE_SEL_MASK_IVB
) !=
9819 PF_PIPE_SEL_IVB(crtc
->pipe
));
9825 ironlake_get_initial_plane_config(struct intel_crtc
*crtc
,
9826 struct intel_initial_plane_config
*plane_config
)
9828 struct drm_device
*dev
= crtc
->base
.dev
;
9829 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9830 u32 val
, base
, offset
;
9831 int pipe
= crtc
->pipe
;
9832 int fourcc
, pixel_format
;
9833 unsigned int aligned_height
;
9834 struct drm_framebuffer
*fb
;
9835 struct intel_framebuffer
*intel_fb
;
9837 val
= I915_READ(DSPCNTR(pipe
));
9838 if (!(val
& DISPLAY_PLANE_ENABLE
))
9841 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
9843 DRM_DEBUG_KMS("failed to alloc fb\n");
9847 fb
= &intel_fb
->base
;
9849 if (INTEL_GEN(dev_priv
) >= 4) {
9850 if (val
& DISPPLANE_TILED
) {
9851 plane_config
->tiling
= I915_TILING_X
;
9852 fb
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
9856 pixel_format
= val
& DISPPLANE_PIXFORMAT_MASK
;
9857 fourcc
= i9xx_format_to_fourcc(pixel_format
);
9858 fb
->pixel_format
= fourcc
;
9859 fb
->bits_per_pixel
= drm_format_plane_cpp(fourcc
, 0) * 8;
9861 base
= I915_READ(DSPSURF(pipe
)) & 0xfffff000;
9862 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
)) {
9863 offset
= I915_READ(DSPOFFSET(pipe
));
9865 if (plane_config
->tiling
)
9866 offset
= I915_READ(DSPTILEOFF(pipe
));
9868 offset
= I915_READ(DSPLINOFF(pipe
));
9870 plane_config
->base
= base
;
9872 val
= I915_READ(PIPESRC(pipe
));
9873 fb
->width
= ((val
>> 16) & 0xfff) + 1;
9874 fb
->height
= ((val
>> 0) & 0xfff) + 1;
9876 val
= I915_READ(DSPSTRIDE(pipe
));
9877 fb
->pitches
[0] = val
& 0xffffffc0;
9879 aligned_height
= intel_fb_align_height(dev
, fb
->height
,
9883 plane_config
->size
= fb
->pitches
[0] * aligned_height
;
9885 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
9886 pipe_name(pipe
), fb
->width
, fb
->height
,
9887 fb
->bits_per_pixel
, base
, fb
->pitches
[0],
9888 plane_config
->size
);
9890 plane_config
->fb
= intel_fb
;
9893 static bool ironlake_get_pipe_config(struct intel_crtc
*crtc
,
9894 struct intel_crtc_state
*pipe_config
)
9896 struct drm_device
*dev
= crtc
->base
.dev
;
9897 struct drm_i915_private
*dev_priv
= to_i915(dev
);
9898 enum intel_display_power_domain power_domain
;
9902 power_domain
= POWER_DOMAIN_PIPE(crtc
->pipe
);
9903 if (!intel_display_power_get_if_enabled(dev_priv
, power_domain
))
9906 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
9907 pipe_config
->shared_dpll
= NULL
;
9910 tmp
= I915_READ(PIPECONF(crtc
->pipe
));
9911 if (!(tmp
& PIPECONF_ENABLE
))
9914 switch (tmp
& PIPECONF_BPC_MASK
) {
9916 pipe_config
->pipe_bpp
= 18;
9919 pipe_config
->pipe_bpp
= 24;
9921 case PIPECONF_10BPC
:
9922 pipe_config
->pipe_bpp
= 30;
9924 case PIPECONF_12BPC
:
9925 pipe_config
->pipe_bpp
= 36;
9931 if (tmp
& PIPECONF_COLOR_RANGE_SELECT
)
9932 pipe_config
->limited_color_range
= true;
9934 if (I915_READ(PCH_TRANSCONF(crtc
->pipe
)) & TRANS_ENABLE
) {
9935 struct intel_shared_dpll
*pll
;
9936 enum intel_dpll_id pll_id
;
9938 pipe_config
->has_pch_encoder
= true;
9940 tmp
= I915_READ(FDI_RX_CTL(crtc
->pipe
));
9941 pipe_config
->fdi_lanes
= ((FDI_DP_PORT_WIDTH_MASK
& tmp
) >>
9942 FDI_DP_PORT_WIDTH_SHIFT
) + 1;
9944 ironlake_get_fdi_m_n_config(crtc
, pipe_config
);
9946 if (HAS_PCH_IBX(dev_priv
)) {
9948 * The pipe->pch transcoder and pch transcoder->pll
9951 pll_id
= (enum intel_dpll_id
) crtc
->pipe
;
9953 tmp
= I915_READ(PCH_DPLL_SEL
);
9954 if (tmp
& TRANS_DPLLB_SEL(crtc
->pipe
))
9955 pll_id
= DPLL_ID_PCH_PLL_B
;
9957 pll_id
= DPLL_ID_PCH_PLL_A
;
9960 pipe_config
->shared_dpll
=
9961 intel_get_shared_dpll_by_id(dev_priv
, pll_id
);
9962 pll
= pipe_config
->shared_dpll
;
9964 WARN_ON(!pll
->funcs
.get_hw_state(dev_priv
, pll
,
9965 &pipe_config
->dpll_hw_state
));
9967 tmp
= pipe_config
->dpll_hw_state
.dpll
;
9968 pipe_config
->pixel_multiplier
=
9969 ((tmp
& PLL_REF_SDVO_HDMI_MULTIPLIER_MASK
)
9970 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT
) + 1;
9972 ironlake_pch_clock_get(crtc
, pipe_config
);
9974 pipe_config
->pixel_multiplier
= 1;
9977 intel_get_pipe_timings(crtc
, pipe_config
);
9978 intel_get_pipe_src_size(crtc
, pipe_config
);
9980 ironlake_get_pfit_config(crtc
, pipe_config
);
9985 intel_display_power_put(dev_priv
, power_domain
);
9990 static void assert_can_disable_lcpll(struct drm_i915_private
*dev_priv
)
9992 struct drm_device
*dev
= &dev_priv
->drm
;
9993 struct intel_crtc
*crtc
;
9995 for_each_intel_crtc(dev
, crtc
)
9996 I915_STATE_WARN(crtc
->active
, "CRTC for pipe %c enabled\n",
9997 pipe_name(crtc
->pipe
));
9999 I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER
), "Power well on\n");
10000 I915_STATE_WARN(I915_READ(SPLL_CTL
) & SPLL_PLL_ENABLE
, "SPLL enabled\n");
10001 I915_STATE_WARN(I915_READ(WRPLL_CTL(0)) & WRPLL_PLL_ENABLE
, "WRPLL1 enabled\n");
10002 I915_STATE_WARN(I915_READ(WRPLL_CTL(1)) & WRPLL_PLL_ENABLE
, "WRPLL2 enabled\n");
10003 I915_STATE_WARN(I915_READ(PP_STATUS(0)) & PP_ON
, "Panel power on\n");
10004 I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2
) & BLM_PWM_ENABLE
,
10005 "CPU PWM1 enabled\n");
10006 if (IS_HASWELL(dev_priv
))
10007 I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL
) & BLM_PWM_ENABLE
,
10008 "CPU PWM2 enabled\n");
10009 I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1
) & BLM_PCH_PWM_ENABLE
,
10010 "PCH PWM1 enabled\n");
10011 I915_STATE_WARN(I915_READ(UTIL_PIN_CTL
) & UTIL_PIN_ENABLE
,
10012 "Utility pin enabled\n");
10013 I915_STATE_WARN(I915_READ(PCH_GTC_CTL
) & PCH_GTC_ENABLE
, "PCH GTC enabled\n");
10016 * In theory we can still leave IRQs enabled, as long as only the HPD
10017 * interrupts remain enabled. We used to check for that, but since it's
10018 * gen-specific and since we only disable LCPLL after we fully disable
10019 * the interrupts, the check below should be enough.
10021 I915_STATE_WARN(intel_irqs_enabled(dev_priv
), "IRQs enabled\n");
10024 static uint32_t hsw_read_dcomp(struct drm_i915_private
*dev_priv
)
10026 if (IS_HASWELL(dev_priv
))
10027 return I915_READ(D_COMP_HSW
);
10029 return I915_READ(D_COMP_BDW
);
10032 static void hsw_write_dcomp(struct drm_i915_private
*dev_priv
, uint32_t val
)
10034 if (IS_HASWELL(dev_priv
)) {
10035 mutex_lock(&dev_priv
->rps
.hw_lock
);
10036 if (sandybridge_pcode_write(dev_priv
, GEN6_PCODE_WRITE_D_COMP
,
10038 DRM_DEBUG_KMS("Failed to write to D_COMP\n");
10039 mutex_unlock(&dev_priv
->rps
.hw_lock
);
10041 I915_WRITE(D_COMP_BDW
, val
);
10042 POSTING_READ(D_COMP_BDW
);
10047 * This function implements pieces of two sequences from BSpec:
10048 * - Sequence for display software to disable LCPLL
10049 * - Sequence for display software to allow package C8+
10050 * The steps implemented here are just the steps that actually touch the LCPLL
10051 * register. Callers should take care of disabling all the display engine
10052 * functions, doing the mode unset, fixing interrupts, etc.
10054 static void hsw_disable_lcpll(struct drm_i915_private
*dev_priv
,
10055 bool switch_to_fclk
, bool allow_power_down
)
10059 assert_can_disable_lcpll(dev_priv
);
10061 val
= I915_READ(LCPLL_CTL
);
10063 if (switch_to_fclk
) {
10064 val
|= LCPLL_CD_SOURCE_FCLK
;
10065 I915_WRITE(LCPLL_CTL
, val
);
10067 if (wait_for_us(I915_READ(LCPLL_CTL
) &
10068 LCPLL_CD_SOURCE_FCLK_DONE
, 1))
10069 DRM_ERROR("Switching to FCLK failed\n");
10071 val
= I915_READ(LCPLL_CTL
);
10074 val
|= LCPLL_PLL_DISABLE
;
10075 I915_WRITE(LCPLL_CTL
, val
);
10076 POSTING_READ(LCPLL_CTL
);
10078 if (intel_wait_for_register(dev_priv
, LCPLL_CTL
, LCPLL_PLL_LOCK
, 0, 1))
10079 DRM_ERROR("LCPLL still locked\n");
10081 val
= hsw_read_dcomp(dev_priv
);
10082 val
|= D_COMP_COMP_DISABLE
;
10083 hsw_write_dcomp(dev_priv
, val
);
10086 if (wait_for((hsw_read_dcomp(dev_priv
) & D_COMP_RCOMP_IN_PROGRESS
) == 0,
10088 DRM_ERROR("D_COMP RCOMP still in progress\n");
10090 if (allow_power_down
) {
10091 val
= I915_READ(LCPLL_CTL
);
10092 val
|= LCPLL_POWER_DOWN_ALLOW
;
10093 I915_WRITE(LCPLL_CTL
, val
);
10094 POSTING_READ(LCPLL_CTL
);
10099 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
10102 static void hsw_restore_lcpll(struct drm_i915_private
*dev_priv
)
10106 val
= I915_READ(LCPLL_CTL
);
10108 if ((val
& (LCPLL_PLL_LOCK
| LCPLL_PLL_DISABLE
| LCPLL_CD_SOURCE_FCLK
|
10109 LCPLL_POWER_DOWN_ALLOW
)) == LCPLL_PLL_LOCK
)
10113 * Make sure we're not on PC8 state before disabling PC8, otherwise
10114 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
10116 intel_uncore_forcewake_get(dev_priv
, FORCEWAKE_ALL
);
10118 if (val
& LCPLL_POWER_DOWN_ALLOW
) {
10119 val
&= ~LCPLL_POWER_DOWN_ALLOW
;
10120 I915_WRITE(LCPLL_CTL
, val
);
10121 POSTING_READ(LCPLL_CTL
);
10124 val
= hsw_read_dcomp(dev_priv
);
10125 val
|= D_COMP_COMP_FORCE
;
10126 val
&= ~D_COMP_COMP_DISABLE
;
10127 hsw_write_dcomp(dev_priv
, val
);
10129 val
= I915_READ(LCPLL_CTL
);
10130 val
&= ~LCPLL_PLL_DISABLE
;
10131 I915_WRITE(LCPLL_CTL
, val
);
10133 if (intel_wait_for_register(dev_priv
,
10134 LCPLL_CTL
, LCPLL_PLL_LOCK
, LCPLL_PLL_LOCK
,
10136 DRM_ERROR("LCPLL not locked yet\n");
10138 if (val
& LCPLL_CD_SOURCE_FCLK
) {
10139 val
= I915_READ(LCPLL_CTL
);
10140 val
&= ~LCPLL_CD_SOURCE_FCLK
;
10141 I915_WRITE(LCPLL_CTL
, val
);
10143 if (wait_for_us((I915_READ(LCPLL_CTL
) &
10144 LCPLL_CD_SOURCE_FCLK_DONE
) == 0, 1))
10145 DRM_ERROR("Switching back to LCPLL failed\n");
10148 intel_uncore_forcewake_put(dev_priv
, FORCEWAKE_ALL
);
10149 intel_update_cdclk(dev_priv
);
10153 * Package states C8 and deeper are really deep PC states that can only be
10154 * reached when all the devices on the system allow it, so even if the graphics
10155 * device allows PC8+, it doesn't mean the system will actually get to these
10156 * states. Our driver only allows PC8+ when going into runtime PM.
10158 * The requirements for PC8+ are that all the outputs are disabled, the power
10159 * well is disabled and most interrupts are disabled, and these are also
10160 * requirements for runtime PM. When these conditions are met, we manually do
10161 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
10162 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
10163 * hang the machine.
10165 * When we really reach PC8 or deeper states (not just when we allow it) we lose
10166 * the state of some registers, so when we come back from PC8+ we need to
10167 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
10168 * need to take care of the registers kept by RC6. Notice that this happens even
10169 * if we don't put the device in PCI D3 state (which is what currently happens
10170 * because of the runtime PM support).
10172 * For more, read "Display Sequences for Package C8" on the hardware
10175 void hsw_enable_pc8(struct drm_i915_private
*dev_priv
)
10177 struct drm_device
*dev
= &dev_priv
->drm
;
10180 DRM_DEBUG_KMS("Enabling package C8+\n");
10182 if (HAS_PCH_LPT_LP(dev_priv
)) {
10183 val
= I915_READ(SOUTH_DSPCLK_GATE_D
);
10184 val
&= ~PCH_LP_PARTITION_LEVEL_DISABLE
;
10185 I915_WRITE(SOUTH_DSPCLK_GATE_D
, val
);
10188 lpt_disable_clkout_dp(dev
);
10189 hsw_disable_lcpll(dev_priv
, true, true);
10192 void hsw_disable_pc8(struct drm_i915_private
*dev_priv
)
10194 struct drm_device
*dev
= &dev_priv
->drm
;
10197 DRM_DEBUG_KMS("Disabling package C8+\n");
10199 hsw_restore_lcpll(dev_priv
);
10200 lpt_init_pch_refclk(dev
);
10202 if (HAS_PCH_LPT_LP(dev_priv
)) {
10203 val
= I915_READ(SOUTH_DSPCLK_GATE_D
);
10204 val
|= PCH_LP_PARTITION_LEVEL_DISABLE
;
10205 I915_WRITE(SOUTH_DSPCLK_GATE_D
, val
);
10209 static void bxt_modeset_commit_cdclk(struct drm_atomic_state
*old_state
)
10211 struct drm_device
*dev
= old_state
->dev
;
10212 struct intel_atomic_state
*old_intel_state
=
10213 to_intel_atomic_state(old_state
);
10214 unsigned int req_cdclk
= old_intel_state
->dev_cdclk
;
10216 bxt_set_cdclk(to_i915(dev
), req_cdclk
);
10219 static int bdw_adjust_min_pipe_pixel_rate(struct intel_crtc_state
*crtc_state
,
10222 struct drm_i915_private
*dev_priv
= to_i915(crtc_state
->base
.crtc
->dev
);
10224 /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */
10225 if (IS_BROADWELL(dev_priv
) && crtc_state
->ips_enabled
)
10226 pixel_rate
= DIV_ROUND_UP(pixel_rate
* 100, 95);
10228 /* BSpec says "Do not use DisplayPort with CDCLK less than
10229 * 432 MHz, audio enabled, port width x4, and link rate
10230 * HBR2 (5.4 GHz), or else there may be audio corruption or
10231 * screen corruption."
10233 if (intel_crtc_has_dp_encoder(crtc_state
) &&
10234 crtc_state
->has_audio
&&
10235 crtc_state
->port_clock
>= 540000 &&
10236 crtc_state
->lane_count
== 4)
10237 pixel_rate
= max(432000, pixel_rate
);
10242 /* compute the max rate for new configuration */
10243 static int ilk_max_pixel_rate(struct drm_atomic_state
*state
)
10245 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
10246 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
10247 struct drm_crtc
*crtc
;
10248 struct drm_crtc_state
*cstate
;
10249 struct intel_crtc_state
*crtc_state
;
10250 unsigned max_pixel_rate
= 0, i
;
10253 memcpy(intel_state
->min_pixclk
, dev_priv
->min_pixclk
,
10254 sizeof(intel_state
->min_pixclk
));
10256 for_each_crtc_in_state(state
, crtc
, cstate
, i
) {
10259 crtc_state
= to_intel_crtc_state(cstate
);
10260 if (!crtc_state
->base
.enable
) {
10261 intel_state
->min_pixclk
[i
] = 0;
10265 pixel_rate
= ilk_pipe_pixel_rate(crtc_state
);
10267 if (IS_BROADWELL(dev_priv
) || IS_GEN9(dev_priv
))
10268 pixel_rate
= bdw_adjust_min_pipe_pixel_rate(crtc_state
,
10271 intel_state
->min_pixclk
[i
] = pixel_rate
;
10274 for_each_pipe(dev_priv
, pipe
)
10275 max_pixel_rate
= max(intel_state
->min_pixclk
[pipe
], max_pixel_rate
);
10277 return max_pixel_rate
;
10280 static void broadwell_set_cdclk(struct drm_device
*dev
, int cdclk
)
10282 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10283 uint32_t val
, data
;
10286 if (WARN((I915_READ(LCPLL_CTL
) &
10287 (LCPLL_PLL_DISABLE
| LCPLL_PLL_LOCK
|
10288 LCPLL_CD_CLOCK_DISABLE
| LCPLL_ROOT_CD_CLOCK_DISABLE
|
10289 LCPLL_CD2X_CLOCK_DISABLE
| LCPLL_POWER_DOWN_ALLOW
|
10290 LCPLL_CD_SOURCE_FCLK
)) != LCPLL_PLL_LOCK
,
10291 "trying to change cdclk frequency with cdclk not enabled\n"))
10294 mutex_lock(&dev_priv
->rps
.hw_lock
);
10295 ret
= sandybridge_pcode_write(dev_priv
,
10296 BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ
, 0x0);
10297 mutex_unlock(&dev_priv
->rps
.hw_lock
);
10299 DRM_ERROR("failed to inform pcode about cdclk change\n");
10303 val
= I915_READ(LCPLL_CTL
);
10304 val
|= LCPLL_CD_SOURCE_FCLK
;
10305 I915_WRITE(LCPLL_CTL
, val
);
10307 if (wait_for_us(I915_READ(LCPLL_CTL
) &
10308 LCPLL_CD_SOURCE_FCLK_DONE
, 1))
10309 DRM_ERROR("Switching to FCLK failed\n");
10311 val
= I915_READ(LCPLL_CTL
);
10312 val
&= ~LCPLL_CLK_FREQ_MASK
;
10316 val
|= LCPLL_CLK_FREQ_450
;
10320 val
|= LCPLL_CLK_FREQ_54O_BDW
;
10324 val
|= LCPLL_CLK_FREQ_337_5_BDW
;
10328 val
|= LCPLL_CLK_FREQ_675_BDW
;
10332 WARN(1, "invalid cdclk frequency\n");
10336 I915_WRITE(LCPLL_CTL
, val
);
10338 val
= I915_READ(LCPLL_CTL
);
10339 val
&= ~LCPLL_CD_SOURCE_FCLK
;
10340 I915_WRITE(LCPLL_CTL
, val
);
10342 if (wait_for_us((I915_READ(LCPLL_CTL
) &
10343 LCPLL_CD_SOURCE_FCLK_DONE
) == 0, 1))
10344 DRM_ERROR("Switching back to LCPLL failed\n");
10346 mutex_lock(&dev_priv
->rps
.hw_lock
);
10347 sandybridge_pcode_write(dev_priv
, HSW_PCODE_DE_WRITE_FREQ_REQ
, data
);
10348 mutex_unlock(&dev_priv
->rps
.hw_lock
);
10350 I915_WRITE(CDCLK_FREQ
, DIV_ROUND_CLOSEST(cdclk
, 1000) - 1);
10352 intel_update_cdclk(dev_priv
);
10354 WARN(cdclk
!= dev_priv
->cdclk_freq
,
10355 "cdclk requested %d kHz but got %d kHz\n",
10356 cdclk
, dev_priv
->cdclk_freq
);
10359 static int broadwell_calc_cdclk(int max_pixclk
)
10361 if (max_pixclk
> 540000)
10363 else if (max_pixclk
> 450000)
10365 else if (max_pixclk
> 337500)
10371 static int broadwell_modeset_calc_cdclk(struct drm_atomic_state
*state
)
10373 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
10374 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
10375 int max_pixclk
= ilk_max_pixel_rate(state
);
10379 * FIXME should also account for plane ratio
10380 * once 64bpp pixel formats are supported.
10382 cdclk
= broadwell_calc_cdclk(max_pixclk
);
10384 if (cdclk
> dev_priv
->max_cdclk_freq
) {
10385 DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n",
10386 cdclk
, dev_priv
->max_cdclk_freq
);
10390 intel_state
->cdclk
= intel_state
->dev_cdclk
= cdclk
;
10391 if (!intel_state
->active_crtcs
)
10392 intel_state
->dev_cdclk
= broadwell_calc_cdclk(0);
10397 static void broadwell_modeset_commit_cdclk(struct drm_atomic_state
*old_state
)
10399 struct drm_device
*dev
= old_state
->dev
;
10400 struct intel_atomic_state
*old_intel_state
=
10401 to_intel_atomic_state(old_state
);
10402 unsigned req_cdclk
= old_intel_state
->dev_cdclk
;
10404 broadwell_set_cdclk(dev
, req_cdclk
);
10407 static int skl_modeset_calc_cdclk(struct drm_atomic_state
*state
)
10409 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
10410 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
10411 const int max_pixclk
= ilk_max_pixel_rate(state
);
10412 int vco
= intel_state
->cdclk_pll_vco
;
10416 * FIXME should also account for plane ratio
10417 * once 64bpp pixel formats are supported.
10419 cdclk
= skl_calc_cdclk(max_pixclk
, vco
);
10422 * FIXME move the cdclk caclulation to
10423 * compute_config() so we can fail gracegully.
10425 if (cdclk
> dev_priv
->max_cdclk_freq
) {
10426 DRM_ERROR("requested cdclk (%d kHz) exceeds max (%d kHz)\n",
10427 cdclk
, dev_priv
->max_cdclk_freq
);
10428 cdclk
= dev_priv
->max_cdclk_freq
;
10431 intel_state
->cdclk
= intel_state
->dev_cdclk
= cdclk
;
10432 if (!intel_state
->active_crtcs
)
10433 intel_state
->dev_cdclk
= skl_calc_cdclk(0, vco
);
10438 static void skl_modeset_commit_cdclk(struct drm_atomic_state
*old_state
)
10440 struct drm_i915_private
*dev_priv
= to_i915(old_state
->dev
);
10441 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(old_state
);
10442 unsigned int req_cdclk
= intel_state
->dev_cdclk
;
10443 unsigned int req_vco
= intel_state
->cdclk_pll_vco
;
10445 skl_set_cdclk(dev_priv
, req_cdclk
, req_vco
);
10448 static int haswell_crtc_compute_clock(struct intel_crtc
*crtc
,
10449 struct intel_crtc_state
*crtc_state
)
10451 if (!intel_crtc_has_type(crtc_state
, INTEL_OUTPUT_DSI
)) {
10452 if (!intel_ddi_pll_select(crtc
, crtc_state
))
10456 crtc
->lowfreq_avail
= false;
10461 static void bxt_get_ddi_pll(struct drm_i915_private
*dev_priv
,
10463 struct intel_crtc_state
*pipe_config
)
10465 enum intel_dpll_id id
;
10469 id
= DPLL_ID_SKL_DPLL0
;
10472 id
= DPLL_ID_SKL_DPLL1
;
10475 id
= DPLL_ID_SKL_DPLL2
;
10478 DRM_ERROR("Incorrect port type\n");
10482 pipe_config
->shared_dpll
= intel_get_shared_dpll_by_id(dev_priv
, id
);
10485 static void skylake_get_ddi_pll(struct drm_i915_private
*dev_priv
,
10487 struct intel_crtc_state
*pipe_config
)
10489 enum intel_dpll_id id
;
10492 temp
= I915_READ(DPLL_CTRL2
) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port
);
10493 id
= temp
>> (port
* 3 + 1);
10495 if (WARN_ON(id
< SKL_DPLL0
|| id
> SKL_DPLL3
))
10498 pipe_config
->shared_dpll
= intel_get_shared_dpll_by_id(dev_priv
, id
);
10501 static void haswell_get_ddi_pll(struct drm_i915_private
*dev_priv
,
10503 struct intel_crtc_state
*pipe_config
)
10505 enum intel_dpll_id id
;
10506 uint32_t ddi_pll_sel
= I915_READ(PORT_CLK_SEL(port
));
10508 switch (ddi_pll_sel
) {
10509 case PORT_CLK_SEL_WRPLL1
:
10510 id
= DPLL_ID_WRPLL1
;
10512 case PORT_CLK_SEL_WRPLL2
:
10513 id
= DPLL_ID_WRPLL2
;
10515 case PORT_CLK_SEL_SPLL
:
10518 case PORT_CLK_SEL_LCPLL_810
:
10519 id
= DPLL_ID_LCPLL_810
;
10521 case PORT_CLK_SEL_LCPLL_1350
:
10522 id
= DPLL_ID_LCPLL_1350
;
10524 case PORT_CLK_SEL_LCPLL_2700
:
10525 id
= DPLL_ID_LCPLL_2700
;
10528 MISSING_CASE(ddi_pll_sel
);
10530 case PORT_CLK_SEL_NONE
:
10534 pipe_config
->shared_dpll
= intel_get_shared_dpll_by_id(dev_priv
, id
);
10537 static bool hsw_get_transcoder_state(struct intel_crtc
*crtc
,
10538 struct intel_crtc_state
*pipe_config
,
10539 unsigned long *power_domain_mask
)
10541 struct drm_device
*dev
= crtc
->base
.dev
;
10542 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10543 enum intel_display_power_domain power_domain
;
10547 * The pipe->transcoder mapping is fixed with the exception of the eDP
10548 * transcoder handled below.
10550 pipe_config
->cpu_transcoder
= (enum transcoder
) crtc
->pipe
;
10553 * XXX: Do intel_display_power_get_if_enabled before reading this (for
10554 * consistency and less surprising code; it's in always on power).
10556 tmp
= I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP
));
10557 if (tmp
& TRANS_DDI_FUNC_ENABLE
) {
10558 enum pipe trans_edp_pipe
;
10559 switch (tmp
& TRANS_DDI_EDP_INPUT_MASK
) {
10561 WARN(1, "unknown pipe linked to edp transcoder\n");
10562 case TRANS_DDI_EDP_INPUT_A_ONOFF
:
10563 case TRANS_DDI_EDP_INPUT_A_ON
:
10564 trans_edp_pipe
= PIPE_A
;
10566 case TRANS_DDI_EDP_INPUT_B_ONOFF
:
10567 trans_edp_pipe
= PIPE_B
;
10569 case TRANS_DDI_EDP_INPUT_C_ONOFF
:
10570 trans_edp_pipe
= PIPE_C
;
10574 if (trans_edp_pipe
== crtc
->pipe
)
10575 pipe_config
->cpu_transcoder
= TRANSCODER_EDP
;
10578 power_domain
= POWER_DOMAIN_TRANSCODER(pipe_config
->cpu_transcoder
);
10579 if (!intel_display_power_get_if_enabled(dev_priv
, power_domain
))
10581 *power_domain_mask
|= BIT(power_domain
);
10583 tmp
= I915_READ(PIPECONF(pipe_config
->cpu_transcoder
));
10585 return tmp
& PIPECONF_ENABLE
;
10588 static bool bxt_get_dsi_transcoder_state(struct intel_crtc
*crtc
,
10589 struct intel_crtc_state
*pipe_config
,
10590 unsigned long *power_domain_mask
)
10592 struct drm_device
*dev
= crtc
->base
.dev
;
10593 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10594 enum intel_display_power_domain power_domain
;
10596 enum transcoder cpu_transcoder
;
10599 for_each_port_masked(port
, BIT(PORT_A
) | BIT(PORT_C
)) {
10600 if (port
== PORT_A
)
10601 cpu_transcoder
= TRANSCODER_DSI_A
;
10603 cpu_transcoder
= TRANSCODER_DSI_C
;
10605 power_domain
= POWER_DOMAIN_TRANSCODER(cpu_transcoder
);
10606 if (!intel_display_power_get_if_enabled(dev_priv
, power_domain
))
10608 *power_domain_mask
|= BIT(power_domain
);
10611 * The PLL needs to be enabled with a valid divider
10612 * configuration, otherwise accessing DSI registers will hang
10613 * the machine. See BSpec North Display Engine
10614 * registers/MIPI[BXT]. We can break out here early, since we
10615 * need the same DSI PLL to be enabled for both DSI ports.
10617 if (!intel_dsi_pll_is_enabled(dev_priv
))
10620 /* XXX: this works for video mode only */
10621 tmp
= I915_READ(BXT_MIPI_PORT_CTRL(port
));
10622 if (!(tmp
& DPI_ENABLE
))
10625 tmp
= I915_READ(MIPI_CTRL(port
));
10626 if ((tmp
& BXT_PIPE_SELECT_MASK
) != BXT_PIPE_SELECT(crtc
->pipe
))
10629 pipe_config
->cpu_transcoder
= cpu_transcoder
;
10633 return transcoder_is_dsi(pipe_config
->cpu_transcoder
);
10636 static void haswell_get_ddi_port_state(struct intel_crtc
*crtc
,
10637 struct intel_crtc_state
*pipe_config
)
10639 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
10640 struct intel_shared_dpll
*pll
;
10644 tmp
= I915_READ(TRANS_DDI_FUNC_CTL(pipe_config
->cpu_transcoder
));
10646 port
= (tmp
& TRANS_DDI_PORT_MASK
) >> TRANS_DDI_PORT_SHIFT
;
10648 if (IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
))
10649 skylake_get_ddi_pll(dev_priv
, port
, pipe_config
);
10650 else if (IS_BROXTON(dev_priv
))
10651 bxt_get_ddi_pll(dev_priv
, port
, pipe_config
);
10653 haswell_get_ddi_pll(dev_priv
, port
, pipe_config
);
10655 pll
= pipe_config
->shared_dpll
;
10657 WARN_ON(!pll
->funcs
.get_hw_state(dev_priv
, pll
,
10658 &pipe_config
->dpll_hw_state
));
10662 * Haswell has only FDI/PCH transcoder A. It is which is connected to
10663 * DDI E. So just check whether this pipe is wired to DDI E and whether
10664 * the PCH transcoder is on.
10666 if (INTEL_GEN(dev_priv
) < 9 &&
10667 (port
== PORT_E
) && I915_READ(LPT_TRANSCONF
) & TRANS_ENABLE
) {
10668 pipe_config
->has_pch_encoder
= true;
10670 tmp
= I915_READ(FDI_RX_CTL(PIPE_A
));
10671 pipe_config
->fdi_lanes
= ((FDI_DP_PORT_WIDTH_MASK
& tmp
) >>
10672 FDI_DP_PORT_WIDTH_SHIFT
) + 1;
10674 ironlake_get_fdi_m_n_config(crtc
, pipe_config
);
10678 static bool haswell_get_pipe_config(struct intel_crtc
*crtc
,
10679 struct intel_crtc_state
*pipe_config
)
10681 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
10682 enum intel_display_power_domain power_domain
;
10683 unsigned long power_domain_mask
;
10686 power_domain
= POWER_DOMAIN_PIPE(crtc
->pipe
);
10687 if (!intel_display_power_get_if_enabled(dev_priv
, power_domain
))
10689 power_domain_mask
= BIT(power_domain
);
10691 pipe_config
->shared_dpll
= NULL
;
10693 active
= hsw_get_transcoder_state(crtc
, pipe_config
, &power_domain_mask
);
10695 if (IS_BROXTON(dev_priv
) &&
10696 bxt_get_dsi_transcoder_state(crtc
, pipe_config
, &power_domain_mask
)) {
10704 if (!transcoder_is_dsi(pipe_config
->cpu_transcoder
)) {
10705 haswell_get_ddi_port_state(crtc
, pipe_config
);
10706 intel_get_pipe_timings(crtc
, pipe_config
);
10709 intel_get_pipe_src_size(crtc
, pipe_config
);
10711 pipe_config
->gamma_mode
=
10712 I915_READ(GAMMA_MODE(crtc
->pipe
)) & GAMMA_MODE_MODE_MASK
;
10714 if (INTEL_GEN(dev_priv
) >= 9) {
10715 skl_init_scalers(dev_priv
, crtc
, pipe_config
);
10717 pipe_config
->scaler_state
.scaler_id
= -1;
10718 pipe_config
->scaler_state
.scaler_users
&= ~(1 << SKL_CRTC_INDEX
);
10721 power_domain
= POWER_DOMAIN_PIPE_PANEL_FITTER(crtc
->pipe
);
10722 if (intel_display_power_get_if_enabled(dev_priv
, power_domain
)) {
10723 power_domain_mask
|= BIT(power_domain
);
10724 if (INTEL_GEN(dev_priv
) >= 9)
10725 skylake_get_pfit_config(crtc
, pipe_config
);
10727 ironlake_get_pfit_config(crtc
, pipe_config
);
10730 if (IS_HASWELL(dev_priv
))
10731 pipe_config
->ips_enabled
= hsw_crtc_supports_ips(crtc
) &&
10732 (I915_READ(IPS_CTL
) & IPS_ENABLE
);
10734 if (pipe_config
->cpu_transcoder
!= TRANSCODER_EDP
&&
10735 !transcoder_is_dsi(pipe_config
->cpu_transcoder
)) {
10736 pipe_config
->pixel_multiplier
=
10737 I915_READ(PIPE_MULT(pipe_config
->cpu_transcoder
)) + 1;
10739 pipe_config
->pixel_multiplier
= 1;
10743 for_each_power_domain(power_domain
, power_domain_mask
)
10744 intel_display_power_put(dev_priv
, power_domain
);
10749 static void i845_update_cursor(struct drm_crtc
*crtc
, u32 base
,
10750 const struct intel_plane_state
*plane_state
)
10752 struct drm_device
*dev
= crtc
->dev
;
10753 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10754 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10755 uint32_t cntl
= 0, size
= 0;
10757 if (plane_state
&& plane_state
->base
.visible
) {
10758 unsigned int width
= plane_state
->base
.crtc_w
;
10759 unsigned int height
= plane_state
->base
.crtc_h
;
10760 unsigned int stride
= roundup_pow_of_two(width
) * 4;
10764 WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n",
10775 cntl
|= CURSOR_ENABLE
|
10776 CURSOR_GAMMA_ENABLE
|
10777 CURSOR_FORMAT_ARGB
|
10778 CURSOR_STRIDE(stride
);
10780 size
= (height
<< 12) | width
;
10783 if (intel_crtc
->cursor_cntl
!= 0 &&
10784 (intel_crtc
->cursor_base
!= base
||
10785 intel_crtc
->cursor_size
!= size
||
10786 intel_crtc
->cursor_cntl
!= cntl
)) {
10787 /* On these chipsets we can only modify the base/size/stride
10788 * whilst the cursor is disabled.
10790 I915_WRITE(CURCNTR(PIPE_A
), 0);
10791 POSTING_READ(CURCNTR(PIPE_A
));
10792 intel_crtc
->cursor_cntl
= 0;
10795 if (intel_crtc
->cursor_base
!= base
) {
10796 I915_WRITE(CURBASE(PIPE_A
), base
);
10797 intel_crtc
->cursor_base
= base
;
10800 if (intel_crtc
->cursor_size
!= size
) {
10801 I915_WRITE(CURSIZE
, size
);
10802 intel_crtc
->cursor_size
= size
;
10805 if (intel_crtc
->cursor_cntl
!= cntl
) {
10806 I915_WRITE(CURCNTR(PIPE_A
), cntl
);
10807 POSTING_READ(CURCNTR(PIPE_A
));
10808 intel_crtc
->cursor_cntl
= cntl
;
10812 static void i9xx_update_cursor(struct drm_crtc
*crtc
, u32 base
,
10813 const struct intel_plane_state
*plane_state
)
10815 struct drm_device
*dev
= crtc
->dev
;
10816 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10817 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10818 int pipe
= intel_crtc
->pipe
;
10821 if (plane_state
&& plane_state
->base
.visible
) {
10822 cntl
= MCURSOR_GAMMA_ENABLE
;
10823 switch (plane_state
->base
.crtc_w
) {
10825 cntl
|= CURSOR_MODE_64_ARGB_AX
;
10828 cntl
|= CURSOR_MODE_128_ARGB_AX
;
10831 cntl
|= CURSOR_MODE_256_ARGB_AX
;
10834 MISSING_CASE(plane_state
->base
.crtc_w
);
10837 cntl
|= pipe
<< 28; /* Connect to correct pipe */
10839 if (HAS_DDI(dev_priv
))
10840 cntl
|= CURSOR_PIPE_CSC_ENABLE
;
10842 if (plane_state
->base
.rotation
& DRM_ROTATE_180
)
10843 cntl
|= CURSOR_ROTATE_180
;
10846 if (intel_crtc
->cursor_cntl
!= cntl
) {
10847 I915_WRITE(CURCNTR(pipe
), cntl
);
10848 POSTING_READ(CURCNTR(pipe
));
10849 intel_crtc
->cursor_cntl
= cntl
;
10852 /* and commit changes on next vblank */
10853 I915_WRITE(CURBASE(pipe
), base
);
10854 POSTING_READ(CURBASE(pipe
));
10856 intel_crtc
->cursor_base
= base
;
10859 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
10860 static void intel_crtc_update_cursor(struct drm_crtc
*crtc
,
10861 const struct intel_plane_state
*plane_state
)
10863 struct drm_device
*dev
= crtc
->dev
;
10864 struct drm_i915_private
*dev_priv
= to_i915(dev
);
10865 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
10866 int pipe
= intel_crtc
->pipe
;
10867 u32 base
= intel_crtc
->cursor_addr
;
10871 int x
= plane_state
->base
.crtc_x
;
10872 int y
= plane_state
->base
.crtc_y
;
10875 pos
|= CURSOR_POS_SIGN
<< CURSOR_X_SHIFT
;
10878 pos
|= x
<< CURSOR_X_SHIFT
;
10881 pos
|= CURSOR_POS_SIGN
<< CURSOR_Y_SHIFT
;
10884 pos
|= y
<< CURSOR_Y_SHIFT
;
10886 /* ILK+ do this automagically */
10887 if (HAS_GMCH_DISPLAY(dev_priv
) &&
10888 plane_state
->base
.rotation
& DRM_ROTATE_180
) {
10889 base
+= (plane_state
->base
.crtc_h
*
10890 plane_state
->base
.crtc_w
- 1) * 4;
10894 I915_WRITE(CURPOS(pipe
), pos
);
10896 if (IS_845G(dev_priv
) || IS_I865G(dev_priv
))
10897 i845_update_cursor(crtc
, base
, plane_state
);
10899 i9xx_update_cursor(crtc
, base
, plane_state
);
10902 static bool cursor_size_ok(struct drm_i915_private
*dev_priv
,
10903 uint32_t width
, uint32_t height
)
10905 if (width
== 0 || height
== 0)
10909 * 845g/865g are special in that they are only limited by
10910 * the width of their cursors, the height is arbitrary up to
10911 * the precision of the register. Everything else requires
10912 * square cursors, limited to a few power-of-two sizes.
10914 if (IS_845G(dev_priv
) || IS_I865G(dev_priv
)) {
10915 if ((width
& 63) != 0)
10918 if (width
> (IS_845G(dev_priv
) ? 64 : 512))
10924 switch (width
| height
) {
10927 if (IS_GEN2(dev_priv
))
10939 /* VESA 640x480x72Hz mode to set on the pipe */
10940 static struct drm_display_mode load_detect_mode
= {
10941 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT
, 31500, 640, 664,
10942 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC
| DRM_MODE_FLAG_NVSYNC
),
10945 struct drm_framebuffer
*
10946 __intel_framebuffer_create(struct drm_device
*dev
,
10947 struct drm_mode_fb_cmd2
*mode_cmd
,
10948 struct drm_i915_gem_object
*obj
)
10950 struct intel_framebuffer
*intel_fb
;
10953 intel_fb
= kzalloc(sizeof(*intel_fb
), GFP_KERNEL
);
10955 return ERR_PTR(-ENOMEM
);
10957 ret
= intel_framebuffer_init(dev
, intel_fb
, mode_cmd
, obj
);
10961 return &intel_fb
->base
;
10965 return ERR_PTR(ret
);
10968 static struct drm_framebuffer
*
10969 intel_framebuffer_create(struct drm_device
*dev
,
10970 struct drm_mode_fb_cmd2
*mode_cmd
,
10971 struct drm_i915_gem_object
*obj
)
10973 struct drm_framebuffer
*fb
;
10976 ret
= i915_mutex_lock_interruptible(dev
);
10978 return ERR_PTR(ret
);
10979 fb
= __intel_framebuffer_create(dev
, mode_cmd
, obj
);
10980 mutex_unlock(&dev
->struct_mutex
);
10986 intel_framebuffer_pitch_for_width(int width
, int bpp
)
10988 u32 pitch
= DIV_ROUND_UP(width
* bpp
, 8);
10989 return ALIGN(pitch
, 64);
10993 intel_framebuffer_size_for_mode(struct drm_display_mode
*mode
, int bpp
)
10995 u32 pitch
= intel_framebuffer_pitch_for_width(mode
->hdisplay
, bpp
);
10996 return PAGE_ALIGN(pitch
* mode
->vdisplay
);
10999 static struct drm_framebuffer
*
11000 intel_framebuffer_create_for_mode(struct drm_device
*dev
,
11001 struct drm_display_mode
*mode
,
11002 int depth
, int bpp
)
11004 struct drm_framebuffer
*fb
;
11005 struct drm_i915_gem_object
*obj
;
11006 struct drm_mode_fb_cmd2 mode_cmd
= { 0 };
11008 obj
= i915_gem_object_create(dev
,
11009 intel_framebuffer_size_for_mode(mode
, bpp
));
11011 return ERR_CAST(obj
);
11013 mode_cmd
.width
= mode
->hdisplay
;
11014 mode_cmd
.height
= mode
->vdisplay
;
11015 mode_cmd
.pitches
[0] = intel_framebuffer_pitch_for_width(mode_cmd
.width
,
11017 mode_cmd
.pixel_format
= drm_mode_legacy_fb_format(bpp
, depth
);
11019 fb
= intel_framebuffer_create(dev
, &mode_cmd
, obj
);
11021 i915_gem_object_put(obj
);
11026 static struct drm_framebuffer
*
11027 mode_fits_in_fbdev(struct drm_device
*dev
,
11028 struct drm_display_mode
*mode
)
11030 #ifdef CONFIG_DRM_FBDEV_EMULATION
11031 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11032 struct drm_i915_gem_object
*obj
;
11033 struct drm_framebuffer
*fb
;
11035 if (!dev_priv
->fbdev
)
11038 if (!dev_priv
->fbdev
->fb
)
11041 obj
= dev_priv
->fbdev
->fb
->obj
;
11044 fb
= &dev_priv
->fbdev
->fb
->base
;
11045 if (fb
->pitches
[0] < intel_framebuffer_pitch_for_width(mode
->hdisplay
,
11046 fb
->bits_per_pixel
))
11049 if (obj
->base
.size
< mode
->vdisplay
* fb
->pitches
[0])
11052 drm_framebuffer_reference(fb
);
11059 static int intel_modeset_setup_plane_state(struct drm_atomic_state
*state
,
11060 struct drm_crtc
*crtc
,
11061 struct drm_display_mode
*mode
,
11062 struct drm_framebuffer
*fb
,
11065 struct drm_plane_state
*plane_state
;
11066 int hdisplay
, vdisplay
;
11069 plane_state
= drm_atomic_get_plane_state(state
, crtc
->primary
);
11070 if (IS_ERR(plane_state
))
11071 return PTR_ERR(plane_state
);
11074 drm_crtc_get_hv_timing(mode
, &hdisplay
, &vdisplay
);
11076 hdisplay
= vdisplay
= 0;
11078 ret
= drm_atomic_set_crtc_for_plane(plane_state
, fb
? crtc
: NULL
);
11081 drm_atomic_set_fb_for_plane(plane_state
, fb
);
11082 plane_state
->crtc_x
= 0;
11083 plane_state
->crtc_y
= 0;
11084 plane_state
->crtc_w
= hdisplay
;
11085 plane_state
->crtc_h
= vdisplay
;
11086 plane_state
->src_x
= x
<< 16;
11087 plane_state
->src_y
= y
<< 16;
11088 plane_state
->src_w
= hdisplay
<< 16;
11089 plane_state
->src_h
= vdisplay
<< 16;
11094 bool intel_get_load_detect_pipe(struct drm_connector
*connector
,
11095 struct drm_display_mode
*mode
,
11096 struct intel_load_detect_pipe
*old
,
11097 struct drm_modeset_acquire_ctx
*ctx
)
11099 struct intel_crtc
*intel_crtc
;
11100 struct intel_encoder
*intel_encoder
=
11101 intel_attached_encoder(connector
);
11102 struct drm_crtc
*possible_crtc
;
11103 struct drm_encoder
*encoder
= &intel_encoder
->base
;
11104 struct drm_crtc
*crtc
= NULL
;
11105 struct drm_device
*dev
= encoder
->dev
;
11106 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11107 struct drm_framebuffer
*fb
;
11108 struct drm_mode_config
*config
= &dev
->mode_config
;
11109 struct drm_atomic_state
*state
= NULL
, *restore_state
= NULL
;
11110 struct drm_connector_state
*connector_state
;
11111 struct intel_crtc_state
*crtc_state
;
11114 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
11115 connector
->base
.id
, connector
->name
,
11116 encoder
->base
.id
, encoder
->name
);
11118 old
->restore_state
= NULL
;
11121 ret
= drm_modeset_lock(&config
->connection_mutex
, ctx
);
11126 * Algorithm gets a little messy:
11128 * - if the connector already has an assigned crtc, use it (but make
11129 * sure it's on first)
11131 * - try to find the first unused crtc that can drive this connector,
11132 * and use that if we find one
11135 /* See if we already have a CRTC for this connector */
11136 if (connector
->state
->crtc
) {
11137 crtc
= connector
->state
->crtc
;
11139 ret
= drm_modeset_lock(&crtc
->mutex
, ctx
);
11143 /* Make sure the crtc and connector are running */
11147 /* Find an unused one (if possible) */
11148 for_each_crtc(dev
, possible_crtc
) {
11150 if (!(encoder
->possible_crtcs
& (1 << i
)))
11153 ret
= drm_modeset_lock(&possible_crtc
->mutex
, ctx
);
11157 if (possible_crtc
->state
->enable
) {
11158 drm_modeset_unlock(&possible_crtc
->mutex
);
11162 crtc
= possible_crtc
;
11167 * If we didn't find an unused CRTC, don't use any.
11170 DRM_DEBUG_KMS("no pipe available for load-detect\n");
11175 intel_crtc
= to_intel_crtc(crtc
);
11177 ret
= drm_modeset_lock(&crtc
->primary
->mutex
, ctx
);
11181 state
= drm_atomic_state_alloc(dev
);
11182 restore_state
= drm_atomic_state_alloc(dev
);
11183 if (!state
|| !restore_state
) {
11188 state
->acquire_ctx
= ctx
;
11189 restore_state
->acquire_ctx
= ctx
;
11191 connector_state
= drm_atomic_get_connector_state(state
, connector
);
11192 if (IS_ERR(connector_state
)) {
11193 ret
= PTR_ERR(connector_state
);
11197 ret
= drm_atomic_set_crtc_for_connector(connector_state
, crtc
);
11201 crtc_state
= intel_atomic_get_crtc_state(state
, intel_crtc
);
11202 if (IS_ERR(crtc_state
)) {
11203 ret
= PTR_ERR(crtc_state
);
11207 crtc_state
->base
.active
= crtc_state
->base
.enable
= true;
11210 mode
= &load_detect_mode
;
11212 /* We need a framebuffer large enough to accommodate all accesses
11213 * that the plane may generate whilst we perform load detection.
11214 * We can not rely on the fbcon either being present (we get called
11215 * during its initialisation to detect all boot displays, or it may
11216 * not even exist) or that it is large enough to satisfy the
11219 fb
= mode_fits_in_fbdev(dev
, mode
);
11221 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
11222 fb
= intel_framebuffer_create_for_mode(dev
, mode
, 24, 32);
11224 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
11226 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
11230 ret
= intel_modeset_setup_plane_state(state
, crtc
, mode
, fb
, 0, 0);
11234 drm_framebuffer_unreference(fb
);
11236 ret
= drm_atomic_set_mode_for_crtc(&crtc_state
->base
, mode
);
11240 ret
= PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(restore_state
, connector
));
11242 ret
= PTR_ERR_OR_ZERO(drm_atomic_get_crtc_state(restore_state
, crtc
));
11244 ret
= PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(restore_state
, crtc
->primary
));
11246 DRM_DEBUG_KMS("Failed to create a copy of old state to restore: %i\n", ret
);
11250 ret
= drm_atomic_commit(state
);
11252 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
11256 old
->restore_state
= restore_state
;
11258 /* let the connector get through one full cycle before testing */
11259 intel_wait_for_vblank(dev_priv
, intel_crtc
->pipe
);
11264 drm_atomic_state_put(state
);
11267 if (restore_state
) {
11268 drm_atomic_state_put(restore_state
);
11269 restore_state
= NULL
;
11272 if (ret
== -EDEADLK
) {
11273 drm_modeset_backoff(ctx
);
11280 void intel_release_load_detect_pipe(struct drm_connector
*connector
,
11281 struct intel_load_detect_pipe
*old
,
11282 struct drm_modeset_acquire_ctx
*ctx
)
11284 struct intel_encoder
*intel_encoder
=
11285 intel_attached_encoder(connector
);
11286 struct drm_encoder
*encoder
= &intel_encoder
->base
;
11287 struct drm_atomic_state
*state
= old
->restore_state
;
11290 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
11291 connector
->base
.id
, connector
->name
,
11292 encoder
->base
.id
, encoder
->name
);
11297 ret
= drm_atomic_commit(state
);
11299 DRM_DEBUG_KMS("Couldn't release load detect pipe: %i\n", ret
);
11300 drm_atomic_state_put(state
);
11303 static int i9xx_pll_refclk(struct drm_device
*dev
,
11304 const struct intel_crtc_state
*pipe_config
)
11306 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11307 u32 dpll
= pipe_config
->dpll_hw_state
.dpll
;
11309 if ((dpll
& PLL_REF_INPUT_MASK
) == PLLB_REF_INPUT_SPREADSPECTRUMIN
)
11310 return dev_priv
->vbt
.lvds_ssc_freq
;
11311 else if (HAS_PCH_SPLIT(dev_priv
))
11313 else if (!IS_GEN2(dev_priv
))
11319 /* Returns the clock of the currently programmed mode of the given pipe. */
11320 static void i9xx_crtc_clock_get(struct intel_crtc
*crtc
,
11321 struct intel_crtc_state
*pipe_config
)
11323 struct drm_device
*dev
= crtc
->base
.dev
;
11324 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11325 int pipe
= pipe_config
->cpu_transcoder
;
11326 u32 dpll
= pipe_config
->dpll_hw_state
.dpll
;
11330 int refclk
= i9xx_pll_refclk(dev
, pipe_config
);
11332 if ((dpll
& DISPLAY_RATE_SELECT_FPA1
) == 0)
11333 fp
= pipe_config
->dpll_hw_state
.fp0
;
11335 fp
= pipe_config
->dpll_hw_state
.fp1
;
11337 clock
.m1
= (fp
& FP_M1_DIV_MASK
) >> FP_M1_DIV_SHIFT
;
11338 if (IS_PINEVIEW(dev_priv
)) {
11339 clock
.n
= ffs((fp
& FP_N_PINEVIEW_DIV_MASK
) >> FP_N_DIV_SHIFT
) - 1;
11340 clock
.m2
= (fp
& FP_M2_PINEVIEW_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
11342 clock
.n
= (fp
& FP_N_DIV_MASK
) >> FP_N_DIV_SHIFT
;
11343 clock
.m2
= (fp
& FP_M2_DIV_MASK
) >> FP_M2_DIV_SHIFT
;
11346 if (!IS_GEN2(dev_priv
)) {
11347 if (IS_PINEVIEW(dev_priv
))
11348 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW
) >>
11349 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW
);
11351 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK
) >>
11352 DPLL_FPA01_P1_POST_DIV_SHIFT
);
11354 switch (dpll
& DPLL_MODE_MASK
) {
11355 case DPLLB_MODE_DAC_SERIAL
:
11356 clock
.p2
= dpll
& DPLL_DAC_SERIAL_P2_CLOCK_DIV_5
?
11359 case DPLLB_MODE_LVDS
:
11360 clock
.p2
= dpll
& DPLLB_LVDS_P2_CLOCK_DIV_7
?
11364 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
11365 "mode\n", (int)(dpll
& DPLL_MODE_MASK
));
11369 if (IS_PINEVIEW(dev_priv
))
11370 port_clock
= pnv_calc_dpll_params(refclk
, &clock
);
11372 port_clock
= i9xx_calc_dpll_params(refclk
, &clock
);
11374 u32 lvds
= IS_I830(dev_priv
) ? 0 : I915_READ(LVDS
);
11375 bool is_lvds
= (pipe
== 1) && (lvds
& LVDS_PORT_EN
);
11378 clock
.p1
= ffs((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS
) >>
11379 DPLL_FPA01_P1_POST_DIV_SHIFT
);
11381 if (lvds
& LVDS_CLKB_POWER_UP
)
11386 if (dpll
& PLL_P1_DIVIDE_BY_TWO
)
11389 clock
.p1
= ((dpll
& DPLL_FPA01_P1_POST_DIV_MASK_I830
) >>
11390 DPLL_FPA01_P1_POST_DIV_SHIFT
) + 2;
11392 if (dpll
& PLL_P2_DIVIDE_BY_4
)
11398 port_clock
= i9xx_calc_dpll_params(refclk
, &clock
);
11402 * This value includes pixel_multiplier. We will use
11403 * port_clock to compute adjusted_mode.crtc_clock in the
11404 * encoder's get_config() function.
11406 pipe_config
->port_clock
= port_clock
;
11409 int intel_dotclock_calculate(int link_freq
,
11410 const struct intel_link_m_n
*m_n
)
11413 * The calculation for the data clock is:
11414 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
11415 * But we want to avoid losing precison if possible, so:
11416 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
11418 * and the link clock is simpler:
11419 * link_clock = (m * link_clock) / n
11425 return div_u64((u64
)m_n
->link_m
* link_freq
, m_n
->link_n
);
11428 static void ironlake_pch_clock_get(struct intel_crtc
*crtc
,
11429 struct intel_crtc_state
*pipe_config
)
11431 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
11433 /* read out port_clock from the DPLL */
11434 i9xx_crtc_clock_get(crtc
, pipe_config
);
11437 * In case there is an active pipe without active ports,
11438 * we may need some idea for the dotclock anyway.
11439 * Calculate one based on the FDI configuration.
11441 pipe_config
->base
.adjusted_mode
.crtc_clock
=
11442 intel_dotclock_calculate(intel_fdi_link_freq(dev_priv
, pipe_config
),
11443 &pipe_config
->fdi_m_n
);
11446 /** Returns the currently programmed mode of the given pipe. */
11447 struct drm_display_mode
*intel_crtc_mode_get(struct drm_device
*dev
,
11448 struct drm_crtc
*crtc
)
11450 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11451 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11452 enum transcoder cpu_transcoder
= intel_crtc
->config
->cpu_transcoder
;
11453 struct drm_display_mode
*mode
;
11454 struct intel_crtc_state
*pipe_config
;
11455 int htot
= I915_READ(HTOTAL(cpu_transcoder
));
11456 int hsync
= I915_READ(HSYNC(cpu_transcoder
));
11457 int vtot
= I915_READ(VTOTAL(cpu_transcoder
));
11458 int vsync
= I915_READ(VSYNC(cpu_transcoder
));
11459 enum pipe pipe
= intel_crtc
->pipe
;
11461 mode
= kzalloc(sizeof(*mode
), GFP_KERNEL
);
11465 pipe_config
= kzalloc(sizeof(*pipe_config
), GFP_KERNEL
);
11466 if (!pipe_config
) {
11472 * Construct a pipe_config sufficient for getting the clock info
11473 * back out of crtc_clock_get.
11475 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
11476 * to use a real value here instead.
11478 pipe_config
->cpu_transcoder
= (enum transcoder
) pipe
;
11479 pipe_config
->pixel_multiplier
= 1;
11480 pipe_config
->dpll_hw_state
.dpll
= I915_READ(DPLL(pipe
));
11481 pipe_config
->dpll_hw_state
.fp0
= I915_READ(FP0(pipe
));
11482 pipe_config
->dpll_hw_state
.fp1
= I915_READ(FP1(pipe
));
11483 i9xx_crtc_clock_get(intel_crtc
, pipe_config
);
11485 mode
->clock
= pipe_config
->port_clock
/ pipe_config
->pixel_multiplier
;
11486 mode
->hdisplay
= (htot
& 0xffff) + 1;
11487 mode
->htotal
= ((htot
& 0xffff0000) >> 16) + 1;
11488 mode
->hsync_start
= (hsync
& 0xffff) + 1;
11489 mode
->hsync_end
= ((hsync
& 0xffff0000) >> 16) + 1;
11490 mode
->vdisplay
= (vtot
& 0xffff) + 1;
11491 mode
->vtotal
= ((vtot
& 0xffff0000) >> 16) + 1;
11492 mode
->vsync_start
= (vsync
& 0xffff) + 1;
11493 mode
->vsync_end
= ((vsync
& 0xffff0000) >> 16) + 1;
11495 drm_mode_set_name(mode
);
11497 kfree(pipe_config
);
11502 static void intel_crtc_destroy(struct drm_crtc
*crtc
)
11504 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11505 struct drm_device
*dev
= crtc
->dev
;
11506 struct intel_flip_work
*work
;
11508 spin_lock_irq(&dev
->event_lock
);
11509 work
= intel_crtc
->flip_work
;
11510 intel_crtc
->flip_work
= NULL
;
11511 spin_unlock_irq(&dev
->event_lock
);
11514 cancel_work_sync(&work
->mmio_work
);
11515 cancel_work_sync(&work
->unpin_work
);
11519 drm_crtc_cleanup(crtc
);
11524 static void intel_unpin_work_fn(struct work_struct
*__work
)
11526 struct intel_flip_work
*work
=
11527 container_of(__work
, struct intel_flip_work
, unpin_work
);
11528 struct intel_crtc
*crtc
= to_intel_crtc(work
->crtc
);
11529 struct drm_device
*dev
= crtc
->base
.dev
;
11530 struct drm_plane
*primary
= crtc
->base
.primary
;
11532 if (is_mmio_work(work
))
11533 flush_work(&work
->mmio_work
);
11535 mutex_lock(&dev
->struct_mutex
);
11536 intel_unpin_fb_obj(work
->old_fb
, primary
->state
->rotation
);
11537 i915_gem_object_put(work
->pending_flip_obj
);
11538 mutex_unlock(&dev
->struct_mutex
);
11540 i915_gem_request_put(work
->flip_queued_req
);
11542 intel_frontbuffer_flip_complete(to_i915(dev
),
11543 to_intel_plane(primary
)->frontbuffer_bit
);
11544 intel_fbc_post_update(crtc
);
11545 drm_framebuffer_unreference(work
->old_fb
);
11547 BUG_ON(atomic_read(&crtc
->unpin_work_count
) == 0);
11548 atomic_dec(&crtc
->unpin_work_count
);
11553 /* Is 'a' after or equal to 'b'? */
11554 static bool g4x_flip_count_after_eq(u32 a
, u32 b
)
11556 return !((a
- b
) & 0x80000000);
11559 static bool __pageflip_finished_cs(struct intel_crtc
*crtc
,
11560 struct intel_flip_work
*work
)
11562 struct drm_device
*dev
= crtc
->base
.dev
;
11563 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11565 if (abort_flip_on_reset(crtc
))
11569 * The relevant registers doen't exist on pre-ctg.
11570 * As the flip done interrupt doesn't trigger for mmio
11571 * flips on gmch platforms, a flip count check isn't
11572 * really needed there. But since ctg has the registers,
11573 * include it in the check anyway.
11575 if (INTEL_GEN(dev_priv
) < 5 && !IS_G4X(dev_priv
))
11579 * BDW signals flip done immediately if the plane
11580 * is disabled, even if the plane enable is already
11581 * armed to occur at the next vblank :(
11585 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
11586 * used the same base address. In that case the mmio flip might
11587 * have completed, but the CS hasn't even executed the flip yet.
11589 * A flip count check isn't enough as the CS might have updated
11590 * the base address just after start of vblank, but before we
11591 * managed to process the interrupt. This means we'd complete the
11592 * CS flip too soon.
11594 * Combining both checks should get us a good enough result. It may
11595 * still happen that the CS flip has been executed, but has not
11596 * yet actually completed. But in case the base address is the same
11597 * anyway, we don't really care.
11599 return (I915_READ(DSPSURFLIVE(crtc
->plane
)) & ~0xfff) ==
11600 crtc
->flip_work
->gtt_offset
&&
11601 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_G4X(crtc
->pipe
)),
11602 crtc
->flip_work
->flip_count
);
11606 __pageflip_finished_mmio(struct intel_crtc
*crtc
,
11607 struct intel_flip_work
*work
)
11610 * MMIO work completes when vblank is different from
11611 * flip_queued_vblank.
11613 * Reset counter value doesn't matter, this is handled by
11614 * i915_wait_request finishing early, so no need to handle
11617 return intel_crtc_get_vblank_counter(crtc
) != work
->flip_queued_vblank
;
11621 static bool pageflip_finished(struct intel_crtc
*crtc
,
11622 struct intel_flip_work
*work
)
11624 if (!atomic_read(&work
->pending
))
11629 if (is_mmio_work(work
))
11630 return __pageflip_finished_mmio(crtc
, work
);
11632 return __pageflip_finished_cs(crtc
, work
);
11635 void intel_finish_page_flip_cs(struct drm_i915_private
*dev_priv
, int pipe
)
11637 struct drm_device
*dev
= &dev_priv
->drm
;
11638 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
11639 struct intel_flip_work
*work
;
11640 unsigned long flags
;
11642 /* Ignore early vblank irqs */
11647 * This is called both by irq handlers and the reset code (to complete
11648 * lost pageflips) so needs the full irqsave spinlocks.
11650 spin_lock_irqsave(&dev
->event_lock
, flags
);
11651 work
= crtc
->flip_work
;
11653 if (work
!= NULL
&&
11654 !is_mmio_work(work
) &&
11655 pageflip_finished(crtc
, work
))
11656 page_flip_completed(crtc
);
11658 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
11661 void intel_finish_page_flip_mmio(struct drm_i915_private
*dev_priv
, int pipe
)
11663 struct drm_device
*dev
= &dev_priv
->drm
;
11664 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
11665 struct intel_flip_work
*work
;
11666 unsigned long flags
;
11668 /* Ignore early vblank irqs */
11673 * This is called both by irq handlers and the reset code (to complete
11674 * lost pageflips) so needs the full irqsave spinlocks.
11676 spin_lock_irqsave(&dev
->event_lock
, flags
);
11677 work
= crtc
->flip_work
;
11679 if (work
!= NULL
&&
11680 is_mmio_work(work
) &&
11681 pageflip_finished(crtc
, work
))
11682 page_flip_completed(crtc
);
11684 spin_unlock_irqrestore(&dev
->event_lock
, flags
);
11687 static inline void intel_mark_page_flip_active(struct intel_crtc
*crtc
,
11688 struct intel_flip_work
*work
)
11690 work
->flip_queued_vblank
= intel_crtc_get_vblank_counter(crtc
);
11692 /* Ensure that the work item is consistent when activating it ... */
11693 smp_mb__before_atomic();
11694 atomic_set(&work
->pending
, 1);
11697 static int intel_gen2_queue_flip(struct drm_device
*dev
,
11698 struct drm_crtc
*crtc
,
11699 struct drm_framebuffer
*fb
,
11700 struct drm_i915_gem_object
*obj
,
11701 struct drm_i915_gem_request
*req
,
11704 struct intel_ring
*ring
= req
->ring
;
11705 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11709 ret
= intel_ring_begin(req
, 6);
11713 /* Can't queue multiple flips, so wait for the previous
11714 * one to finish before executing the next.
11716 if (intel_crtc
->plane
)
11717 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
11719 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
11720 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
11721 intel_ring_emit(ring
, MI_NOOP
);
11722 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
11723 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
11724 intel_ring_emit(ring
, fb
->pitches
[0]);
11725 intel_ring_emit(ring
, intel_crtc
->flip_work
->gtt_offset
);
11726 intel_ring_emit(ring
, 0); /* aux display base address, unused */
11731 static int intel_gen3_queue_flip(struct drm_device
*dev
,
11732 struct drm_crtc
*crtc
,
11733 struct drm_framebuffer
*fb
,
11734 struct drm_i915_gem_object
*obj
,
11735 struct drm_i915_gem_request
*req
,
11738 struct intel_ring
*ring
= req
->ring
;
11739 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11743 ret
= intel_ring_begin(req
, 6);
11747 if (intel_crtc
->plane
)
11748 flip_mask
= MI_WAIT_FOR_PLANE_B_FLIP
;
11750 flip_mask
= MI_WAIT_FOR_PLANE_A_FLIP
;
11751 intel_ring_emit(ring
, MI_WAIT_FOR_EVENT
| flip_mask
);
11752 intel_ring_emit(ring
, MI_NOOP
);
11753 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
|
11754 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
11755 intel_ring_emit(ring
, fb
->pitches
[0]);
11756 intel_ring_emit(ring
, intel_crtc
->flip_work
->gtt_offset
);
11757 intel_ring_emit(ring
, MI_NOOP
);
11762 static int intel_gen4_queue_flip(struct drm_device
*dev
,
11763 struct drm_crtc
*crtc
,
11764 struct drm_framebuffer
*fb
,
11765 struct drm_i915_gem_object
*obj
,
11766 struct drm_i915_gem_request
*req
,
11769 struct intel_ring
*ring
= req
->ring
;
11770 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11771 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11772 uint32_t pf
, pipesrc
;
11775 ret
= intel_ring_begin(req
, 4);
11779 /* i965+ uses the linear or tiled offsets from the
11780 * Display Registers (which do not change across a page-flip)
11781 * so we need only reprogram the base address.
11783 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
11784 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
11785 intel_ring_emit(ring
, fb
->pitches
[0]);
11786 intel_ring_emit(ring
, intel_crtc
->flip_work
->gtt_offset
|
11787 intel_fb_modifier_to_tiling(fb
->modifier
[0]));
11789 /* XXX Enabling the panel-fitter across page-flip is so far
11790 * untested on non-native modes, so ignore it for now.
11791 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
11794 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
11795 intel_ring_emit(ring
, pf
| pipesrc
);
11800 static int intel_gen6_queue_flip(struct drm_device
*dev
,
11801 struct drm_crtc
*crtc
,
11802 struct drm_framebuffer
*fb
,
11803 struct drm_i915_gem_object
*obj
,
11804 struct drm_i915_gem_request
*req
,
11807 struct intel_ring
*ring
= req
->ring
;
11808 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11809 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11810 uint32_t pf
, pipesrc
;
11813 ret
= intel_ring_begin(req
, 4);
11817 intel_ring_emit(ring
, MI_DISPLAY_FLIP
|
11818 MI_DISPLAY_FLIP_PLANE(intel_crtc
->plane
));
11819 intel_ring_emit(ring
, fb
->pitches
[0] |
11820 intel_fb_modifier_to_tiling(fb
->modifier
[0]));
11821 intel_ring_emit(ring
, intel_crtc
->flip_work
->gtt_offset
);
11823 /* Contrary to the suggestions in the documentation,
11824 * "Enable Panel Fitter" does not seem to be required when page
11825 * flipping with a non-native mode, and worse causes a normal
11827 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
11830 pipesrc
= I915_READ(PIPESRC(intel_crtc
->pipe
)) & 0x0fff0fff;
11831 intel_ring_emit(ring
, pf
| pipesrc
);
11836 static int intel_gen7_queue_flip(struct drm_device
*dev
,
11837 struct drm_crtc
*crtc
,
11838 struct drm_framebuffer
*fb
,
11839 struct drm_i915_gem_object
*obj
,
11840 struct drm_i915_gem_request
*req
,
11843 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11844 struct intel_ring
*ring
= req
->ring
;
11845 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
11846 uint32_t plane_bit
= 0;
11849 switch (intel_crtc
->plane
) {
11851 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_A
;
11854 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_B
;
11857 plane_bit
= MI_DISPLAY_FLIP_IVB_PLANE_C
;
11860 WARN_ONCE(1, "unknown plane in flip command\n");
11865 if (req
->engine
->id
== RCS
) {
11868 * On Gen 8, SRM is now taking an extra dword to accommodate
11869 * 48bits addresses, and we need a NOOP for the batch size to
11872 if (IS_GEN8(dev_priv
))
11877 * BSpec MI_DISPLAY_FLIP for IVB:
11878 * "The full packet must be contained within the same cache line."
11880 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
11881 * cacheline, if we ever start emitting more commands before
11882 * the MI_DISPLAY_FLIP we may need to first emit everything else,
11883 * then do the cacheline alignment, and finally emit the
11886 ret
= intel_ring_cacheline_align(req
);
11890 ret
= intel_ring_begin(req
, len
);
11894 /* Unmask the flip-done completion message. Note that the bspec says that
11895 * we should do this for both the BCS and RCS, and that we must not unmask
11896 * more than one flip event at any time (or ensure that one flip message
11897 * can be sent by waiting for flip-done prior to queueing new flips).
11898 * Experimentation says that BCS works despite DERRMR masking all
11899 * flip-done completion events and that unmasking all planes at once
11900 * for the RCS also doesn't appear to drop events. Setting the DERRMR
11901 * to zero does lead to lockups within MI_DISPLAY_FLIP.
11903 if (req
->engine
->id
== RCS
) {
11904 intel_ring_emit(ring
, MI_LOAD_REGISTER_IMM(1));
11905 intel_ring_emit_reg(ring
, DERRMR
);
11906 intel_ring_emit(ring
, ~(DERRMR_PIPEA_PRI_FLIP_DONE
|
11907 DERRMR_PIPEB_PRI_FLIP_DONE
|
11908 DERRMR_PIPEC_PRI_FLIP_DONE
));
11909 if (IS_GEN8(dev_priv
))
11910 intel_ring_emit(ring
, MI_STORE_REGISTER_MEM_GEN8
|
11911 MI_SRM_LRM_GLOBAL_GTT
);
11913 intel_ring_emit(ring
, MI_STORE_REGISTER_MEM
|
11914 MI_SRM_LRM_GLOBAL_GTT
);
11915 intel_ring_emit_reg(ring
, DERRMR
);
11916 intel_ring_emit(ring
,
11917 i915_ggtt_offset(req
->engine
->scratch
) + 256);
11918 if (IS_GEN8(dev_priv
)) {
11919 intel_ring_emit(ring
, 0);
11920 intel_ring_emit(ring
, MI_NOOP
);
11924 intel_ring_emit(ring
, MI_DISPLAY_FLIP_I915
| plane_bit
);
11925 intel_ring_emit(ring
, fb
->pitches
[0] |
11926 intel_fb_modifier_to_tiling(fb
->modifier
[0]));
11927 intel_ring_emit(ring
, intel_crtc
->flip_work
->gtt_offset
);
11928 intel_ring_emit(ring
, (MI_NOOP
));
11933 static bool use_mmio_flip(struct intel_engine_cs
*engine
,
11934 struct drm_i915_gem_object
*obj
)
11937 * This is not being used for older platforms, because
11938 * non-availability of flip done interrupt forces us to use
11939 * CS flips. Older platforms derive flip done using some clever
11940 * tricks involving the flip_pending status bits and vblank irqs.
11941 * So using MMIO flips there would disrupt this mechanism.
11944 if (engine
== NULL
)
11947 if (INTEL_GEN(engine
->i915
) < 5)
11950 if (i915
.use_mmio_flip
< 0)
11952 else if (i915
.use_mmio_flip
> 0)
11954 else if (i915
.enable_execlists
)
11957 return engine
!= i915_gem_object_last_write_engine(obj
);
11960 static void skl_do_mmio_flip(struct intel_crtc
*intel_crtc
,
11961 unsigned int rotation
,
11962 struct intel_flip_work
*work
)
11964 struct drm_device
*dev
= intel_crtc
->base
.dev
;
11965 struct drm_i915_private
*dev_priv
= to_i915(dev
);
11966 struct drm_framebuffer
*fb
= intel_crtc
->base
.primary
->fb
;
11967 const enum pipe pipe
= intel_crtc
->pipe
;
11968 u32 ctl
, stride
= skl_plane_stride(fb
, 0, rotation
);
11970 ctl
= I915_READ(PLANE_CTL(pipe
, 0));
11971 ctl
&= ~PLANE_CTL_TILED_MASK
;
11972 switch (fb
->modifier
[0]) {
11973 case DRM_FORMAT_MOD_NONE
:
11975 case I915_FORMAT_MOD_X_TILED
:
11976 ctl
|= PLANE_CTL_TILED_X
;
11978 case I915_FORMAT_MOD_Y_TILED
:
11979 ctl
|= PLANE_CTL_TILED_Y
;
11981 case I915_FORMAT_MOD_Yf_TILED
:
11982 ctl
|= PLANE_CTL_TILED_YF
;
11985 MISSING_CASE(fb
->modifier
[0]);
11989 * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on
11990 * PLANE_SURF updates, the update is then guaranteed to be atomic.
11992 I915_WRITE(PLANE_CTL(pipe
, 0), ctl
);
11993 I915_WRITE(PLANE_STRIDE(pipe
, 0), stride
);
11995 I915_WRITE(PLANE_SURF(pipe
, 0), work
->gtt_offset
);
11996 POSTING_READ(PLANE_SURF(pipe
, 0));
11999 static void ilk_do_mmio_flip(struct intel_crtc
*intel_crtc
,
12000 struct intel_flip_work
*work
)
12002 struct drm_device
*dev
= intel_crtc
->base
.dev
;
12003 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12004 struct drm_framebuffer
*fb
= intel_crtc
->base
.primary
->fb
;
12005 i915_reg_t reg
= DSPCNTR(intel_crtc
->plane
);
12008 dspcntr
= I915_READ(reg
);
12010 if (fb
->modifier
[0] == I915_FORMAT_MOD_X_TILED
)
12011 dspcntr
|= DISPPLANE_TILED
;
12013 dspcntr
&= ~DISPPLANE_TILED
;
12015 I915_WRITE(reg
, dspcntr
);
12017 I915_WRITE(DSPSURF(intel_crtc
->plane
), work
->gtt_offset
);
12018 POSTING_READ(DSPSURF(intel_crtc
->plane
));
12021 static void intel_mmio_flip_work_func(struct work_struct
*w
)
12023 struct intel_flip_work
*work
=
12024 container_of(w
, struct intel_flip_work
, mmio_work
);
12025 struct intel_crtc
*crtc
= to_intel_crtc(work
->crtc
);
12026 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
12027 struct intel_framebuffer
*intel_fb
=
12028 to_intel_framebuffer(crtc
->base
.primary
->fb
);
12029 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
12031 i915_gem_object_wait_priority(obj
, 0, I915_PRIORITY_DISPLAY
);
12032 WARN_ON(i915_gem_object_wait(obj
, 0, MAX_SCHEDULE_TIMEOUT
, NULL
) < 0);
12034 intel_pipe_update_start(crtc
);
12036 if (INTEL_GEN(dev_priv
) >= 9)
12037 skl_do_mmio_flip(crtc
, work
->rotation
, work
);
12039 /* use_mmio_flip() retricts MMIO flips to ilk+ */
12040 ilk_do_mmio_flip(crtc
, work
);
12042 intel_pipe_update_end(crtc
, work
);
12045 static int intel_default_queue_flip(struct drm_device
*dev
,
12046 struct drm_crtc
*crtc
,
12047 struct drm_framebuffer
*fb
,
12048 struct drm_i915_gem_object
*obj
,
12049 struct drm_i915_gem_request
*req
,
12055 static bool __pageflip_stall_check_cs(struct drm_i915_private
*dev_priv
,
12056 struct intel_crtc
*intel_crtc
,
12057 struct intel_flip_work
*work
)
12061 if (!atomic_read(&work
->pending
))
12066 vblank
= intel_crtc_get_vblank_counter(intel_crtc
);
12067 if (work
->flip_ready_vblank
== 0) {
12068 if (work
->flip_queued_req
&&
12069 !i915_gem_request_completed(work
->flip_queued_req
))
12072 work
->flip_ready_vblank
= vblank
;
12075 if (vblank
- work
->flip_ready_vblank
< 3)
12078 /* Potential stall - if we see that the flip has happened,
12079 * assume a missed interrupt. */
12080 if (INTEL_GEN(dev_priv
) >= 4)
12081 addr
= I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc
->plane
)));
12083 addr
= I915_READ(DSPADDR(intel_crtc
->plane
));
12085 /* There is a potential issue here with a false positive after a flip
12086 * to the same address. We could address this by checking for a
12087 * non-incrementing frame counter.
12089 return addr
== work
->gtt_offset
;
12092 void intel_check_page_flip(struct drm_i915_private
*dev_priv
, int pipe
)
12094 struct drm_device
*dev
= &dev_priv
->drm
;
12095 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
12096 struct intel_flip_work
*work
;
12098 WARN_ON(!in_interrupt());
12103 spin_lock(&dev
->event_lock
);
12104 work
= crtc
->flip_work
;
12106 if (work
!= NULL
&& !is_mmio_work(work
) &&
12107 __pageflip_stall_check_cs(dev_priv
, crtc
, work
)) {
12109 "Kicking stuck page flip: queued at %d, now %d\n",
12110 work
->flip_queued_vblank
, intel_crtc_get_vblank_counter(crtc
));
12111 page_flip_completed(crtc
);
12115 if (work
!= NULL
&& !is_mmio_work(work
) &&
12116 intel_crtc_get_vblank_counter(crtc
) - work
->flip_queued_vblank
> 1)
12117 intel_queue_rps_boost_for_request(work
->flip_queued_req
);
12118 spin_unlock(&dev
->event_lock
);
12121 static int intel_crtc_page_flip(struct drm_crtc
*crtc
,
12122 struct drm_framebuffer
*fb
,
12123 struct drm_pending_vblank_event
*event
,
12124 uint32_t page_flip_flags
)
12126 struct drm_device
*dev
= crtc
->dev
;
12127 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12128 struct drm_framebuffer
*old_fb
= crtc
->primary
->fb
;
12129 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
12130 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
12131 struct drm_plane
*primary
= crtc
->primary
;
12132 enum pipe pipe
= intel_crtc
->pipe
;
12133 struct intel_flip_work
*work
;
12134 struct intel_engine_cs
*engine
;
12136 struct drm_i915_gem_request
*request
;
12137 struct i915_vma
*vma
;
12141 * drm_mode_page_flip_ioctl() should already catch this, but double
12142 * check to be safe. In the future we may enable pageflipping from
12143 * a disabled primary plane.
12145 if (WARN_ON(intel_fb_obj(old_fb
) == NULL
))
12148 /* Can't change pixel format via MI display flips. */
12149 if (fb
->pixel_format
!= crtc
->primary
->fb
->pixel_format
)
12153 * TILEOFF/LINOFF registers can't be changed via MI display flips.
12154 * Note that pitch changes could also affect these register.
12156 if (INTEL_GEN(dev_priv
) > 3 &&
12157 (fb
->offsets
[0] != crtc
->primary
->fb
->offsets
[0] ||
12158 fb
->pitches
[0] != crtc
->primary
->fb
->pitches
[0]))
12161 if (i915_terminally_wedged(&dev_priv
->gpu_error
))
12164 work
= kzalloc(sizeof(*work
), GFP_KERNEL
);
12168 work
->event
= event
;
12170 work
->old_fb
= old_fb
;
12171 INIT_WORK(&work
->unpin_work
, intel_unpin_work_fn
);
12173 ret
= drm_crtc_vblank_get(crtc
);
12177 /* We borrow the event spin lock for protecting flip_work */
12178 spin_lock_irq(&dev
->event_lock
);
12179 if (intel_crtc
->flip_work
) {
12180 /* Before declaring the flip queue wedged, check if
12181 * the hardware completed the operation behind our backs.
12183 if (pageflip_finished(intel_crtc
, intel_crtc
->flip_work
)) {
12184 DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n");
12185 page_flip_completed(intel_crtc
);
12187 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
12188 spin_unlock_irq(&dev
->event_lock
);
12190 drm_crtc_vblank_put(crtc
);
12195 intel_crtc
->flip_work
= work
;
12196 spin_unlock_irq(&dev
->event_lock
);
12198 if (atomic_read(&intel_crtc
->unpin_work_count
) >= 2)
12199 flush_workqueue(dev_priv
->wq
);
12201 /* Reference the objects for the scheduled work. */
12202 drm_framebuffer_reference(work
->old_fb
);
12204 crtc
->primary
->fb
= fb
;
12205 update_state_fb(crtc
->primary
);
12207 work
->pending_flip_obj
= i915_gem_object_get(obj
);
12209 ret
= i915_mutex_lock_interruptible(dev
);
12213 intel_crtc
->reset_count
= i915_reset_count(&dev_priv
->gpu_error
);
12214 if (i915_reset_in_progress_or_wedged(&dev_priv
->gpu_error
)) {
12219 atomic_inc(&intel_crtc
->unpin_work_count
);
12221 if (INTEL_GEN(dev_priv
) >= 5 || IS_G4X(dev_priv
))
12222 work
->flip_count
= I915_READ(PIPE_FLIPCOUNT_G4X(pipe
)) + 1;
12224 if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) {
12225 engine
= dev_priv
->engine
[BCS
];
12226 if (fb
->modifier
[0] != old_fb
->modifier
[0])
12227 /* vlv: DISPLAY_FLIP fails to change tiling */
12229 } else if (IS_IVYBRIDGE(dev_priv
) || IS_HASWELL(dev_priv
)) {
12230 engine
= dev_priv
->engine
[BCS
];
12231 } else if (INTEL_GEN(dev_priv
) >= 7) {
12232 engine
= i915_gem_object_last_write_engine(obj
);
12233 if (engine
== NULL
|| engine
->id
!= RCS
)
12234 engine
= dev_priv
->engine
[BCS
];
12236 engine
= dev_priv
->engine
[RCS
];
12239 mmio_flip
= use_mmio_flip(engine
, obj
);
12241 vma
= intel_pin_and_fence_fb_obj(fb
, primary
->state
->rotation
);
12243 ret
= PTR_ERR(vma
);
12244 goto cleanup_pending
;
12247 work
->gtt_offset
= intel_fb_gtt_offset(fb
, primary
->state
->rotation
);
12248 work
->gtt_offset
+= intel_crtc
->dspaddr_offset
;
12249 work
->rotation
= crtc
->primary
->state
->rotation
;
12252 * There's the potential that the next frame will not be compatible with
12253 * FBC, so we want to call pre_update() before the actual page flip.
12254 * The problem is that pre_update() caches some information about the fb
12255 * object, so we want to do this only after the object is pinned. Let's
12256 * be on the safe side and do this immediately before scheduling the
12259 intel_fbc_pre_update(intel_crtc
, intel_crtc
->config
,
12260 to_intel_plane_state(primary
->state
));
12263 INIT_WORK(&work
->mmio_work
, intel_mmio_flip_work_func
);
12264 queue_work(system_unbound_wq
, &work
->mmio_work
);
12266 request
= i915_gem_request_alloc(engine
, engine
->last_context
);
12267 if (IS_ERR(request
)) {
12268 ret
= PTR_ERR(request
);
12269 goto cleanup_unpin
;
12272 ret
= i915_gem_request_await_object(request
, obj
, false);
12274 goto cleanup_request
;
12276 ret
= dev_priv
->display
.queue_flip(dev
, crtc
, fb
, obj
, request
,
12279 goto cleanup_request
;
12281 intel_mark_page_flip_active(intel_crtc
, work
);
12283 work
->flip_queued_req
= i915_gem_request_get(request
);
12284 i915_add_request_no_flush(request
);
12287 i915_gem_track_fb(intel_fb_obj(old_fb
), obj
,
12288 to_intel_plane(primary
)->frontbuffer_bit
);
12289 mutex_unlock(&dev
->struct_mutex
);
12291 intel_frontbuffer_flip_prepare(to_i915(dev
),
12292 to_intel_plane(primary
)->frontbuffer_bit
);
12294 trace_i915_flip_request(intel_crtc
->plane
, obj
);
12299 i915_add_request_no_flush(request
);
12301 intel_unpin_fb_obj(fb
, crtc
->primary
->state
->rotation
);
12303 atomic_dec(&intel_crtc
->unpin_work_count
);
12304 mutex_unlock(&dev
->struct_mutex
);
12306 crtc
->primary
->fb
= old_fb
;
12307 update_state_fb(crtc
->primary
);
12309 i915_gem_object_put(obj
);
12310 drm_framebuffer_unreference(work
->old_fb
);
12312 spin_lock_irq(&dev
->event_lock
);
12313 intel_crtc
->flip_work
= NULL
;
12314 spin_unlock_irq(&dev
->event_lock
);
12316 drm_crtc_vblank_put(crtc
);
12321 struct drm_atomic_state
*state
;
12322 struct drm_plane_state
*plane_state
;
12325 state
= drm_atomic_state_alloc(dev
);
12328 state
->acquire_ctx
= drm_modeset_legacy_acquire_ctx(crtc
);
12331 plane_state
= drm_atomic_get_plane_state(state
, primary
);
12332 ret
= PTR_ERR_OR_ZERO(plane_state
);
12334 drm_atomic_set_fb_for_plane(plane_state
, fb
);
12336 ret
= drm_atomic_set_crtc_for_plane(plane_state
, crtc
);
12338 ret
= drm_atomic_commit(state
);
12341 if (ret
== -EDEADLK
) {
12342 drm_modeset_backoff(state
->acquire_ctx
);
12343 drm_atomic_state_clear(state
);
12347 drm_atomic_state_put(state
);
12349 if (ret
== 0 && event
) {
12350 spin_lock_irq(&dev
->event_lock
);
12351 drm_crtc_send_vblank_event(crtc
, event
);
12352 spin_unlock_irq(&dev
->event_lock
);
12360 * intel_wm_need_update - Check whether watermarks need updating
12361 * @plane: drm plane
12362 * @state: new plane state
12364 * Check current plane state versus the new one to determine whether
12365 * watermarks need to be recalculated.
12367 * Returns true or false.
12369 static bool intel_wm_need_update(struct drm_plane
*plane
,
12370 struct drm_plane_state
*state
)
12372 struct intel_plane_state
*new = to_intel_plane_state(state
);
12373 struct intel_plane_state
*cur
= to_intel_plane_state(plane
->state
);
12375 /* Update watermarks on tiling or size changes. */
12376 if (new->base
.visible
!= cur
->base
.visible
)
12379 if (!cur
->base
.fb
|| !new->base
.fb
)
12382 if (cur
->base
.fb
->modifier
[0] != new->base
.fb
->modifier
[0] ||
12383 cur
->base
.rotation
!= new->base
.rotation
||
12384 drm_rect_width(&new->base
.src
) != drm_rect_width(&cur
->base
.src
) ||
12385 drm_rect_height(&new->base
.src
) != drm_rect_height(&cur
->base
.src
) ||
12386 drm_rect_width(&new->base
.dst
) != drm_rect_width(&cur
->base
.dst
) ||
12387 drm_rect_height(&new->base
.dst
) != drm_rect_height(&cur
->base
.dst
))
12393 static bool needs_scaling(struct intel_plane_state
*state
)
12395 int src_w
= drm_rect_width(&state
->base
.src
) >> 16;
12396 int src_h
= drm_rect_height(&state
->base
.src
) >> 16;
12397 int dst_w
= drm_rect_width(&state
->base
.dst
);
12398 int dst_h
= drm_rect_height(&state
->base
.dst
);
12400 return (src_w
!= dst_w
|| src_h
!= dst_h
);
12403 int intel_plane_atomic_calc_changes(struct drm_crtc_state
*crtc_state
,
12404 struct drm_plane_state
*plane_state
)
12406 struct intel_crtc_state
*pipe_config
= to_intel_crtc_state(crtc_state
);
12407 struct drm_crtc
*crtc
= crtc_state
->crtc
;
12408 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
12409 struct drm_plane
*plane
= plane_state
->plane
;
12410 struct drm_device
*dev
= crtc
->dev
;
12411 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12412 struct intel_plane_state
*old_plane_state
=
12413 to_intel_plane_state(plane
->state
);
12414 bool mode_changed
= needs_modeset(crtc_state
);
12415 bool was_crtc_enabled
= crtc
->state
->active
;
12416 bool is_crtc_enabled
= crtc_state
->active
;
12417 bool turn_off
, turn_on
, visible
, was_visible
;
12418 struct drm_framebuffer
*fb
= plane_state
->fb
;
12421 if (INTEL_GEN(dev_priv
) >= 9 && plane
->type
!= DRM_PLANE_TYPE_CURSOR
) {
12422 ret
= skl_update_scaler_plane(
12423 to_intel_crtc_state(crtc_state
),
12424 to_intel_plane_state(plane_state
));
12429 was_visible
= old_plane_state
->base
.visible
;
12430 visible
= to_intel_plane_state(plane_state
)->base
.visible
;
12432 if (!was_crtc_enabled
&& WARN_ON(was_visible
))
12433 was_visible
= false;
12436 * Visibility is calculated as if the crtc was on, but
12437 * after scaler setup everything depends on it being off
12438 * when the crtc isn't active.
12440 * FIXME this is wrong for watermarks. Watermarks should also
12441 * be computed as if the pipe would be active. Perhaps move
12442 * per-plane wm computation to the .check_plane() hook, and
12443 * only combine the results from all planes in the current place?
12445 if (!is_crtc_enabled
)
12446 to_intel_plane_state(plane_state
)->base
.visible
= visible
= false;
12448 if (!was_visible
&& !visible
)
12451 if (fb
!= old_plane_state
->base
.fb
)
12452 pipe_config
->fb_changed
= true;
12454 turn_off
= was_visible
&& (!visible
|| mode_changed
);
12455 turn_on
= visible
&& (!was_visible
|| mode_changed
);
12457 DRM_DEBUG_ATOMIC("[CRTC:%d:%s] has [PLANE:%d:%s] with fb %i\n",
12458 intel_crtc
->base
.base
.id
,
12459 intel_crtc
->base
.name
,
12460 plane
->base
.id
, plane
->name
,
12461 fb
? fb
->base
.id
: -1);
12463 DRM_DEBUG_ATOMIC("[PLANE:%d:%s] visible %i -> %i, off %i, on %i, ms %i\n",
12464 plane
->base
.id
, plane
->name
,
12465 was_visible
, visible
,
12466 turn_off
, turn_on
, mode_changed
);
12469 pipe_config
->update_wm_pre
= true;
12471 /* must disable cxsr around plane enable/disable */
12472 if (plane
->type
!= DRM_PLANE_TYPE_CURSOR
)
12473 pipe_config
->disable_cxsr
= true;
12474 } else if (turn_off
) {
12475 pipe_config
->update_wm_post
= true;
12477 /* must disable cxsr around plane enable/disable */
12478 if (plane
->type
!= DRM_PLANE_TYPE_CURSOR
)
12479 pipe_config
->disable_cxsr
= true;
12480 } else if (intel_wm_need_update(plane
, plane_state
)) {
12481 /* FIXME bollocks */
12482 pipe_config
->update_wm_pre
= true;
12483 pipe_config
->update_wm_post
= true;
12486 /* Pre-gen9 platforms need two-step watermark updates */
12487 if ((pipe_config
->update_wm_pre
|| pipe_config
->update_wm_post
) &&
12488 INTEL_GEN(dev_priv
) < 9 && dev_priv
->display
.optimize_watermarks
)
12489 to_intel_crtc_state(crtc_state
)->wm
.need_postvbl_update
= true;
12491 if (visible
|| was_visible
)
12492 pipe_config
->fb_bits
|= to_intel_plane(plane
)->frontbuffer_bit
;
12495 * WaCxSRDisabledForSpriteScaling:ivb
12497 * cstate->update_wm was already set above, so this flag will
12498 * take effect when we commit and program watermarks.
12500 if (plane
->type
== DRM_PLANE_TYPE_OVERLAY
&& IS_IVYBRIDGE(dev_priv
) &&
12501 needs_scaling(to_intel_plane_state(plane_state
)) &&
12502 !needs_scaling(old_plane_state
))
12503 pipe_config
->disable_lp_wm
= true;
12508 static bool encoders_cloneable(const struct intel_encoder
*a
,
12509 const struct intel_encoder
*b
)
12511 /* masks could be asymmetric, so check both ways */
12512 return a
== b
|| (a
->cloneable
& (1 << b
->type
) &&
12513 b
->cloneable
& (1 << a
->type
));
12516 static bool check_single_encoder_cloning(struct drm_atomic_state
*state
,
12517 struct intel_crtc
*crtc
,
12518 struct intel_encoder
*encoder
)
12520 struct intel_encoder
*source_encoder
;
12521 struct drm_connector
*connector
;
12522 struct drm_connector_state
*connector_state
;
12525 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
12526 if (connector_state
->crtc
!= &crtc
->base
)
12530 to_intel_encoder(connector_state
->best_encoder
);
12531 if (!encoders_cloneable(encoder
, source_encoder
))
12538 static int intel_crtc_atomic_check(struct drm_crtc
*crtc
,
12539 struct drm_crtc_state
*crtc_state
)
12541 struct drm_device
*dev
= crtc
->dev
;
12542 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12543 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
12544 struct intel_crtc_state
*pipe_config
=
12545 to_intel_crtc_state(crtc_state
);
12546 struct drm_atomic_state
*state
= crtc_state
->state
;
12548 bool mode_changed
= needs_modeset(crtc_state
);
12550 if (mode_changed
&& !crtc_state
->active
)
12551 pipe_config
->update_wm_post
= true;
12553 if (mode_changed
&& crtc_state
->enable
&&
12554 dev_priv
->display
.crtc_compute_clock
&&
12555 !WARN_ON(pipe_config
->shared_dpll
)) {
12556 ret
= dev_priv
->display
.crtc_compute_clock(intel_crtc
,
12562 if (crtc_state
->color_mgmt_changed
) {
12563 ret
= intel_color_check(crtc
, crtc_state
);
12568 * Changing color management on Intel hardware is
12569 * handled as part of planes update.
12571 crtc_state
->planes_changed
= true;
12575 if (dev_priv
->display
.compute_pipe_wm
) {
12576 ret
= dev_priv
->display
.compute_pipe_wm(pipe_config
);
12578 DRM_DEBUG_KMS("Target pipe watermarks are invalid\n");
12583 if (dev_priv
->display
.compute_intermediate_wm
&&
12584 !to_intel_atomic_state(state
)->skip_intermediate_wm
) {
12585 if (WARN_ON(!dev_priv
->display
.compute_pipe_wm
))
12589 * Calculate 'intermediate' watermarks that satisfy both the
12590 * old state and the new state. We can program these
12593 ret
= dev_priv
->display
.compute_intermediate_wm(dev
,
12597 DRM_DEBUG_KMS("No valid intermediate pipe watermarks are possible\n");
12600 } else if (dev_priv
->display
.compute_intermediate_wm
) {
12601 if (HAS_PCH_SPLIT(dev_priv
) && INTEL_GEN(dev_priv
) < 9)
12602 pipe_config
->wm
.ilk
.intermediate
= pipe_config
->wm
.ilk
.optimal
;
12605 if (INTEL_GEN(dev_priv
) >= 9) {
12607 ret
= skl_update_scaler_crtc(pipe_config
);
12610 ret
= intel_atomic_setup_scalers(dev
, intel_crtc
,
12617 static const struct drm_crtc_helper_funcs intel_helper_funcs
= {
12618 .mode_set_base_atomic
= intel_pipe_set_base_atomic
,
12619 .atomic_begin
= intel_begin_crtc_commit
,
12620 .atomic_flush
= intel_finish_crtc_commit
,
12621 .atomic_check
= intel_crtc_atomic_check
,
12624 static void intel_modeset_update_connector_atomic_state(struct drm_device
*dev
)
12626 struct intel_connector
*connector
;
12628 for_each_intel_connector(dev
, connector
) {
12629 if (connector
->base
.state
->crtc
)
12630 drm_connector_unreference(&connector
->base
);
12632 if (connector
->base
.encoder
) {
12633 connector
->base
.state
->best_encoder
=
12634 connector
->base
.encoder
;
12635 connector
->base
.state
->crtc
=
12636 connector
->base
.encoder
->crtc
;
12638 drm_connector_reference(&connector
->base
);
12640 connector
->base
.state
->best_encoder
= NULL
;
12641 connector
->base
.state
->crtc
= NULL
;
12647 connected_sink_compute_bpp(struct intel_connector
*connector
,
12648 struct intel_crtc_state
*pipe_config
)
12650 const struct drm_display_info
*info
= &connector
->base
.display_info
;
12651 int bpp
= pipe_config
->pipe_bpp
;
12653 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
12654 connector
->base
.base
.id
,
12655 connector
->base
.name
);
12657 /* Don't use an invalid EDID bpc value */
12658 if (info
->bpc
!= 0 && info
->bpc
* 3 < bpp
) {
12659 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
12660 bpp
, info
->bpc
* 3);
12661 pipe_config
->pipe_bpp
= info
->bpc
* 3;
12664 /* Clamp bpp to 8 on screens without EDID 1.4 */
12665 if (info
->bpc
== 0 && bpp
> 24) {
12666 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
12668 pipe_config
->pipe_bpp
= 24;
12673 compute_baseline_pipe_bpp(struct intel_crtc
*crtc
,
12674 struct intel_crtc_state
*pipe_config
)
12676 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
12677 struct drm_atomic_state
*state
;
12678 struct drm_connector
*connector
;
12679 struct drm_connector_state
*connector_state
;
12682 if ((IS_G4X(dev_priv
) || IS_VALLEYVIEW(dev_priv
) ||
12683 IS_CHERRYVIEW(dev_priv
)))
12685 else if (INTEL_GEN(dev_priv
) >= 5)
12691 pipe_config
->pipe_bpp
= bpp
;
12693 state
= pipe_config
->base
.state
;
12695 /* Clamp display bpp to EDID value */
12696 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
12697 if (connector_state
->crtc
!= &crtc
->base
)
12700 connected_sink_compute_bpp(to_intel_connector(connector
),
12707 static void intel_dump_crtc_timings(const struct drm_display_mode
*mode
)
12709 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
12710 "type: 0x%x flags: 0x%x\n",
12712 mode
->crtc_hdisplay
, mode
->crtc_hsync_start
,
12713 mode
->crtc_hsync_end
, mode
->crtc_htotal
,
12714 mode
->crtc_vdisplay
, mode
->crtc_vsync_start
,
12715 mode
->crtc_vsync_end
, mode
->crtc_vtotal
, mode
->type
, mode
->flags
);
12719 intel_dump_m_n_config(struct intel_crtc_state
*pipe_config
, char *id
,
12720 unsigned int lane_count
, struct intel_link_m_n
*m_n
)
12722 DRM_DEBUG_KMS("%s: lanes: %i; gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
12724 m_n
->gmch_m
, m_n
->gmch_n
,
12725 m_n
->link_m
, m_n
->link_n
, m_n
->tu
);
12728 static void intel_dump_pipe_config(struct intel_crtc
*crtc
,
12729 struct intel_crtc_state
*pipe_config
,
12730 const char *context
)
12732 struct drm_device
*dev
= crtc
->base
.dev
;
12733 struct drm_i915_private
*dev_priv
= to_i915(dev
);
12734 struct drm_plane
*plane
;
12735 struct intel_plane
*intel_plane
;
12736 struct intel_plane_state
*state
;
12737 struct drm_framebuffer
*fb
;
12739 DRM_DEBUG_KMS("[CRTC:%d:%s]%s\n",
12740 crtc
->base
.base
.id
, crtc
->base
.name
, context
);
12742 DRM_DEBUG_KMS("cpu_transcoder: %s, pipe bpp: %i, dithering: %i\n",
12743 transcoder_name(pipe_config
->cpu_transcoder
),
12744 pipe_config
->pipe_bpp
, pipe_config
->dither
);
12746 if (pipe_config
->has_pch_encoder
)
12747 intel_dump_m_n_config(pipe_config
, "fdi",
12748 pipe_config
->fdi_lanes
,
12749 &pipe_config
->fdi_m_n
);
12751 if (intel_crtc_has_dp_encoder(pipe_config
)) {
12752 intel_dump_m_n_config(pipe_config
, "dp m_n",
12753 pipe_config
->lane_count
, &pipe_config
->dp_m_n
);
12754 intel_dump_m_n_config(pipe_config
, "dp m2_n2",
12755 pipe_config
->lane_count
,
12756 &pipe_config
->dp_m2_n2
);
12759 DRM_DEBUG_KMS("audio: %i, infoframes: %i\n",
12760 pipe_config
->has_audio
, pipe_config
->has_infoframe
);
12762 DRM_DEBUG_KMS("requested mode:\n");
12763 drm_mode_debug_printmodeline(&pipe_config
->base
.mode
);
12764 DRM_DEBUG_KMS("adjusted mode:\n");
12765 drm_mode_debug_printmodeline(&pipe_config
->base
.adjusted_mode
);
12766 intel_dump_crtc_timings(&pipe_config
->base
.adjusted_mode
);
12767 DRM_DEBUG_KMS("port clock: %d, pipe src size: %dx%d\n",
12768 pipe_config
->port_clock
,
12769 pipe_config
->pipe_src_w
, pipe_config
->pipe_src_h
);
12771 if (INTEL_GEN(dev_priv
) >= 9)
12772 DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n",
12774 pipe_config
->scaler_state
.scaler_users
,
12775 pipe_config
->scaler_state
.scaler_id
);
12777 if (HAS_GMCH_DISPLAY(dev_priv
))
12778 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
12779 pipe_config
->gmch_pfit
.control
,
12780 pipe_config
->gmch_pfit
.pgm_ratios
,
12781 pipe_config
->gmch_pfit
.lvds_border_bits
);
12783 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
12784 pipe_config
->pch_pfit
.pos
,
12785 pipe_config
->pch_pfit
.size
,
12786 enableddisabled(pipe_config
->pch_pfit
.enabled
));
12788 DRM_DEBUG_KMS("ips: %i, double wide: %i\n",
12789 pipe_config
->ips_enabled
, pipe_config
->double_wide
);
12791 if (IS_BROXTON(dev_priv
)) {
12792 DRM_DEBUG_KMS("dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,"
12793 "pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "
12794 "pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n",
12795 pipe_config
->dpll_hw_state
.ebb0
,
12796 pipe_config
->dpll_hw_state
.ebb4
,
12797 pipe_config
->dpll_hw_state
.pll0
,
12798 pipe_config
->dpll_hw_state
.pll1
,
12799 pipe_config
->dpll_hw_state
.pll2
,
12800 pipe_config
->dpll_hw_state
.pll3
,
12801 pipe_config
->dpll_hw_state
.pll6
,
12802 pipe_config
->dpll_hw_state
.pll8
,
12803 pipe_config
->dpll_hw_state
.pll9
,
12804 pipe_config
->dpll_hw_state
.pll10
,
12805 pipe_config
->dpll_hw_state
.pcsdw12
);
12806 } else if (IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
)) {
12807 DRM_DEBUG_KMS("dpll_hw_state: "
12808 "ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n",
12809 pipe_config
->dpll_hw_state
.ctrl1
,
12810 pipe_config
->dpll_hw_state
.cfgcr1
,
12811 pipe_config
->dpll_hw_state
.cfgcr2
);
12812 } else if (HAS_DDI(dev_priv
)) {
12813 DRM_DEBUG_KMS("dpll_hw_state: wrpll: 0x%x spll: 0x%x\n",
12814 pipe_config
->dpll_hw_state
.wrpll
,
12815 pipe_config
->dpll_hw_state
.spll
);
12817 DRM_DEBUG_KMS("dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "
12818 "fp0: 0x%x, fp1: 0x%x\n",
12819 pipe_config
->dpll_hw_state
.dpll
,
12820 pipe_config
->dpll_hw_state
.dpll_md
,
12821 pipe_config
->dpll_hw_state
.fp0
,
12822 pipe_config
->dpll_hw_state
.fp1
);
12825 DRM_DEBUG_KMS("planes on this crtc\n");
12826 list_for_each_entry(plane
, &dev
->mode_config
.plane_list
, head
) {
12827 struct drm_format_name_buf format_name
;
12828 intel_plane
= to_intel_plane(plane
);
12829 if (intel_plane
->pipe
!= crtc
->pipe
)
12832 state
= to_intel_plane_state(plane
->state
);
12833 fb
= state
->base
.fb
;
12835 DRM_DEBUG_KMS("[PLANE:%d:%s] disabled, scaler_id = %d\n",
12836 plane
->base
.id
, plane
->name
, state
->scaler_id
);
12840 DRM_DEBUG_KMS("[PLANE:%d:%s] FB:%d, fb = %ux%u format = %s\n",
12841 plane
->base
.id
, plane
->name
,
12842 fb
->base
.id
, fb
->width
, fb
->height
,
12843 drm_get_format_name(fb
->pixel_format
, &format_name
));
12844 if (INTEL_GEN(dev_priv
) >= 9)
12845 DRM_DEBUG_KMS("\tscaler:%d src %dx%d+%d+%d dst %dx%d+%d+%d\n",
12847 state
->base
.src
.x1
>> 16,
12848 state
->base
.src
.y1
>> 16,
12849 drm_rect_width(&state
->base
.src
) >> 16,
12850 drm_rect_height(&state
->base
.src
) >> 16,
12851 state
->base
.dst
.x1
, state
->base
.dst
.y1
,
12852 drm_rect_width(&state
->base
.dst
),
12853 drm_rect_height(&state
->base
.dst
));
12857 static bool check_digital_port_conflicts(struct drm_atomic_state
*state
)
12859 struct drm_device
*dev
= state
->dev
;
12860 struct drm_connector
*connector
;
12861 unsigned int used_ports
= 0;
12862 unsigned int used_mst_ports
= 0;
12865 * Walk the connector list instead of the encoder
12866 * list to detect the problem on ddi platforms
12867 * where there's just one encoder per digital port.
12869 drm_for_each_connector(connector
, dev
) {
12870 struct drm_connector_state
*connector_state
;
12871 struct intel_encoder
*encoder
;
12873 connector_state
= drm_atomic_get_existing_connector_state(state
, connector
);
12874 if (!connector_state
)
12875 connector_state
= connector
->state
;
12877 if (!connector_state
->best_encoder
)
12880 encoder
= to_intel_encoder(connector_state
->best_encoder
);
12882 WARN_ON(!connector_state
->crtc
);
12884 switch (encoder
->type
) {
12885 unsigned int port_mask
;
12886 case INTEL_OUTPUT_UNKNOWN
:
12887 if (WARN_ON(!HAS_DDI(to_i915(dev
))))
12889 case INTEL_OUTPUT_DP
:
12890 case INTEL_OUTPUT_HDMI
:
12891 case INTEL_OUTPUT_EDP
:
12892 port_mask
= 1 << enc_to_dig_port(&encoder
->base
)->port
;
12894 /* the same port mustn't appear more than once */
12895 if (used_ports
& port_mask
)
12898 used_ports
|= port_mask
;
12900 case INTEL_OUTPUT_DP_MST
:
12902 1 << enc_to_mst(&encoder
->base
)->primary
->port
;
12909 /* can't mix MST and SST/HDMI on the same port */
12910 if (used_ports
& used_mst_ports
)
12917 clear_intel_crtc_state(struct intel_crtc_state
*crtc_state
)
12919 struct drm_crtc_state tmp_state
;
12920 struct intel_crtc_scaler_state scaler_state
;
12921 struct intel_dpll_hw_state dpll_hw_state
;
12922 struct intel_shared_dpll
*shared_dpll
;
12925 /* FIXME: before the switch to atomic started, a new pipe_config was
12926 * kzalloc'd. Code that depends on any field being zero should be
12927 * fixed, so that the crtc_state can be safely duplicated. For now,
12928 * only fields that are know to not cause problems are preserved. */
12930 tmp_state
= crtc_state
->base
;
12931 scaler_state
= crtc_state
->scaler_state
;
12932 shared_dpll
= crtc_state
->shared_dpll
;
12933 dpll_hw_state
= crtc_state
->dpll_hw_state
;
12934 force_thru
= crtc_state
->pch_pfit
.force_thru
;
12936 memset(crtc_state
, 0, sizeof *crtc_state
);
12938 crtc_state
->base
= tmp_state
;
12939 crtc_state
->scaler_state
= scaler_state
;
12940 crtc_state
->shared_dpll
= shared_dpll
;
12941 crtc_state
->dpll_hw_state
= dpll_hw_state
;
12942 crtc_state
->pch_pfit
.force_thru
= force_thru
;
12946 intel_modeset_pipe_config(struct drm_crtc
*crtc
,
12947 struct intel_crtc_state
*pipe_config
)
12949 struct drm_atomic_state
*state
= pipe_config
->base
.state
;
12950 struct intel_encoder
*encoder
;
12951 struct drm_connector
*connector
;
12952 struct drm_connector_state
*connector_state
;
12953 int base_bpp
, ret
= -EINVAL
;
12957 clear_intel_crtc_state(pipe_config
);
12959 pipe_config
->cpu_transcoder
=
12960 (enum transcoder
) to_intel_crtc(crtc
)->pipe
;
12963 * Sanitize sync polarity flags based on requested ones. If neither
12964 * positive or negative polarity is requested, treat this as meaning
12965 * negative polarity.
12967 if (!(pipe_config
->base
.adjusted_mode
.flags
&
12968 (DRM_MODE_FLAG_PHSYNC
| DRM_MODE_FLAG_NHSYNC
)))
12969 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_NHSYNC
;
12971 if (!(pipe_config
->base
.adjusted_mode
.flags
&
12972 (DRM_MODE_FLAG_PVSYNC
| DRM_MODE_FLAG_NVSYNC
)))
12973 pipe_config
->base
.adjusted_mode
.flags
|= DRM_MODE_FLAG_NVSYNC
;
12975 base_bpp
= compute_baseline_pipe_bpp(to_intel_crtc(crtc
),
12981 * Determine the real pipe dimensions. Note that stereo modes can
12982 * increase the actual pipe size due to the frame doubling and
12983 * insertion of additional space for blanks between the frame. This
12984 * is stored in the crtc timings. We use the requested mode to do this
12985 * computation to clearly distinguish it from the adjusted mode, which
12986 * can be changed by the connectors in the below retry loop.
12988 drm_crtc_get_hv_timing(&pipe_config
->base
.mode
,
12989 &pipe_config
->pipe_src_w
,
12990 &pipe_config
->pipe_src_h
);
12992 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
12993 if (connector_state
->crtc
!= crtc
)
12996 encoder
= to_intel_encoder(connector_state
->best_encoder
);
12998 if (!check_single_encoder_cloning(state
, to_intel_crtc(crtc
), encoder
)) {
12999 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
13004 * Determine output_types before calling the .compute_config()
13005 * hooks so that the hooks can use this information safely.
13007 pipe_config
->output_types
|= 1 << encoder
->type
;
13011 /* Ensure the port clock defaults are reset when retrying. */
13012 pipe_config
->port_clock
= 0;
13013 pipe_config
->pixel_multiplier
= 1;
13015 /* Fill in default crtc timings, allow encoders to overwrite them. */
13016 drm_mode_set_crtcinfo(&pipe_config
->base
.adjusted_mode
,
13017 CRTC_STEREO_DOUBLE
);
13019 /* Pass our mode to the connectors and the CRTC to give them a chance to
13020 * adjust it according to limitations or connector properties, and also
13021 * a chance to reject the mode entirely.
13023 for_each_connector_in_state(state
, connector
, connector_state
, i
) {
13024 if (connector_state
->crtc
!= crtc
)
13027 encoder
= to_intel_encoder(connector_state
->best_encoder
);
13029 if (!(encoder
->compute_config(encoder
, pipe_config
, connector_state
))) {
13030 DRM_DEBUG_KMS("Encoder config failure\n");
13035 /* Set default port clock if not overwritten by the encoder. Needs to be
13036 * done afterwards in case the encoder adjusts the mode. */
13037 if (!pipe_config
->port_clock
)
13038 pipe_config
->port_clock
= pipe_config
->base
.adjusted_mode
.crtc_clock
13039 * pipe_config
->pixel_multiplier
;
13041 ret
= intel_crtc_compute_config(to_intel_crtc(crtc
), pipe_config
);
13043 DRM_DEBUG_KMS("CRTC fixup failed\n");
13047 if (ret
== RETRY
) {
13048 if (WARN(!retry
, "loop in pipe configuration computation\n")) {
13053 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
13055 goto encoder_retry
;
13058 /* Dithering seems to not pass-through bits correctly when it should, so
13059 * only enable it on 6bpc panels. */
13060 pipe_config
->dither
= pipe_config
->pipe_bpp
== 6*3;
13061 DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n",
13062 base_bpp
, pipe_config
->pipe_bpp
, pipe_config
->dither
);
13069 intel_modeset_update_crtc_state(struct drm_atomic_state
*state
)
13071 struct drm_crtc
*crtc
;
13072 struct drm_crtc_state
*crtc_state
;
13075 /* Double check state. */
13076 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
13077 to_intel_crtc(crtc
)->config
= to_intel_crtc_state(crtc
->state
);
13079 /* Update hwmode for vblank functions */
13080 if (crtc
->state
->active
)
13081 crtc
->hwmode
= crtc
->state
->adjusted_mode
;
13083 crtc
->hwmode
.crtc_clock
= 0;
13086 * Update legacy state to satisfy fbc code. This can
13087 * be removed when fbc uses the atomic state.
13089 if (drm_atomic_get_existing_plane_state(state
, crtc
->primary
)) {
13090 struct drm_plane_state
*plane_state
= crtc
->primary
->state
;
13092 crtc
->primary
->fb
= plane_state
->fb
;
13093 crtc
->x
= plane_state
->src_x
>> 16;
13094 crtc
->y
= plane_state
->src_y
>> 16;
13099 static bool intel_fuzzy_clock_check(int clock1
, int clock2
)
13103 if (clock1
== clock2
)
13106 if (!clock1
|| !clock2
)
13109 diff
= abs(clock1
- clock2
);
13111 if (((((diff
+ clock1
+ clock2
) * 100)) / (clock1
+ clock2
)) < 105)
13118 intel_compare_m_n(unsigned int m
, unsigned int n
,
13119 unsigned int m2
, unsigned int n2
,
13122 if (m
== m2
&& n
== n2
)
13125 if (exact
|| !m
|| !n
|| !m2
|| !n2
)
13128 BUILD_BUG_ON(DATA_LINK_M_N_MASK
> INT_MAX
);
13135 } else if (n
< n2
) {
13145 return intel_fuzzy_clock_check(m
, m2
);
13149 intel_compare_link_m_n(const struct intel_link_m_n
*m_n
,
13150 struct intel_link_m_n
*m2_n2
,
13153 if (m_n
->tu
== m2_n2
->tu
&&
13154 intel_compare_m_n(m_n
->gmch_m
, m_n
->gmch_n
,
13155 m2_n2
->gmch_m
, m2_n2
->gmch_n
, !adjust
) &&
13156 intel_compare_m_n(m_n
->link_m
, m_n
->link_n
,
13157 m2_n2
->link_m
, m2_n2
->link_n
, !adjust
)) {
13168 intel_pipe_config_compare(struct drm_i915_private
*dev_priv
,
13169 struct intel_crtc_state
*current_config
,
13170 struct intel_crtc_state
*pipe_config
,
13175 #define INTEL_ERR_OR_DBG_KMS(fmt, ...) \
13178 DRM_ERROR(fmt, ##__VA_ARGS__); \
13180 DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \
13183 #define PIPE_CONF_CHECK_X(name) \
13184 if (current_config->name != pipe_config->name) { \
13185 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13186 "(expected 0x%08x, found 0x%08x)\n", \
13187 current_config->name, \
13188 pipe_config->name); \
13192 #define PIPE_CONF_CHECK_I(name) \
13193 if (current_config->name != pipe_config->name) { \
13194 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13195 "(expected %i, found %i)\n", \
13196 current_config->name, \
13197 pipe_config->name); \
13201 #define PIPE_CONF_CHECK_P(name) \
13202 if (current_config->name != pipe_config->name) { \
13203 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13204 "(expected %p, found %p)\n", \
13205 current_config->name, \
13206 pipe_config->name); \
13210 #define PIPE_CONF_CHECK_M_N(name) \
13211 if (!intel_compare_link_m_n(¤t_config->name, \
13212 &pipe_config->name,\
13214 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13215 "(expected tu %i gmch %i/%i link %i/%i, " \
13216 "found tu %i, gmch %i/%i link %i/%i)\n", \
13217 current_config->name.tu, \
13218 current_config->name.gmch_m, \
13219 current_config->name.gmch_n, \
13220 current_config->name.link_m, \
13221 current_config->name.link_n, \
13222 pipe_config->name.tu, \
13223 pipe_config->name.gmch_m, \
13224 pipe_config->name.gmch_n, \
13225 pipe_config->name.link_m, \
13226 pipe_config->name.link_n); \
13230 /* This is required for BDW+ where there is only one set of registers for
13231 * switching between high and low RR.
13232 * This macro can be used whenever a comparison has to be made between one
13233 * hw state and multiple sw state variables.
13235 #define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \
13236 if (!intel_compare_link_m_n(¤t_config->name, \
13237 &pipe_config->name, adjust) && \
13238 !intel_compare_link_m_n(¤t_config->alt_name, \
13239 &pipe_config->name, adjust)) { \
13240 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13241 "(expected tu %i gmch %i/%i link %i/%i, " \
13242 "or tu %i gmch %i/%i link %i/%i, " \
13243 "found tu %i, gmch %i/%i link %i/%i)\n", \
13244 current_config->name.tu, \
13245 current_config->name.gmch_m, \
13246 current_config->name.gmch_n, \
13247 current_config->name.link_m, \
13248 current_config->name.link_n, \
13249 current_config->alt_name.tu, \
13250 current_config->alt_name.gmch_m, \
13251 current_config->alt_name.gmch_n, \
13252 current_config->alt_name.link_m, \
13253 current_config->alt_name.link_n, \
13254 pipe_config->name.tu, \
13255 pipe_config->name.gmch_m, \
13256 pipe_config->name.gmch_n, \
13257 pipe_config->name.link_m, \
13258 pipe_config->name.link_n); \
13262 #define PIPE_CONF_CHECK_FLAGS(name, mask) \
13263 if ((current_config->name ^ pipe_config->name) & (mask)) { \
13264 INTEL_ERR_OR_DBG_KMS("mismatch in " #name "(" #mask ") " \
13265 "(expected %i, found %i)\n", \
13266 current_config->name & (mask), \
13267 pipe_config->name & (mask)); \
13271 #define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
13272 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
13273 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
13274 "(expected %i, found %i)\n", \
13275 current_config->name, \
13276 pipe_config->name); \
13280 #define PIPE_CONF_QUIRK(quirk) \
13281 ((current_config->quirks | pipe_config->quirks) & (quirk))
13283 PIPE_CONF_CHECK_I(cpu_transcoder
);
13285 PIPE_CONF_CHECK_I(has_pch_encoder
);
13286 PIPE_CONF_CHECK_I(fdi_lanes
);
13287 PIPE_CONF_CHECK_M_N(fdi_m_n
);
13289 PIPE_CONF_CHECK_I(lane_count
);
13290 PIPE_CONF_CHECK_X(lane_lat_optim_mask
);
13292 if (INTEL_GEN(dev_priv
) < 8) {
13293 PIPE_CONF_CHECK_M_N(dp_m_n
);
13295 if (current_config
->has_drrs
)
13296 PIPE_CONF_CHECK_M_N(dp_m2_n2
);
13298 PIPE_CONF_CHECK_M_N_ALT(dp_m_n
, dp_m2_n2
);
13300 PIPE_CONF_CHECK_X(output_types
);
13302 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hdisplay
);
13303 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_htotal
);
13304 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hblank_start
);
13305 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hblank_end
);
13306 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hsync_start
);
13307 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_hsync_end
);
13309 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vdisplay
);
13310 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vtotal
);
13311 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vblank_start
);
13312 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vblank_end
);
13313 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vsync_start
);
13314 PIPE_CONF_CHECK_I(base
.adjusted_mode
.crtc_vsync_end
);
13316 PIPE_CONF_CHECK_I(pixel_multiplier
);
13317 PIPE_CONF_CHECK_I(has_hdmi_sink
);
13318 if ((INTEL_GEN(dev_priv
) < 8 && !IS_HASWELL(dev_priv
)) ||
13319 IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
13320 PIPE_CONF_CHECK_I(limited_color_range
);
13321 PIPE_CONF_CHECK_I(has_infoframe
);
13323 PIPE_CONF_CHECK_I(has_audio
);
13325 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
13326 DRM_MODE_FLAG_INTERLACE
);
13328 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS
)) {
13329 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
13330 DRM_MODE_FLAG_PHSYNC
);
13331 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
13332 DRM_MODE_FLAG_NHSYNC
);
13333 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
13334 DRM_MODE_FLAG_PVSYNC
);
13335 PIPE_CONF_CHECK_FLAGS(base
.adjusted_mode
.flags
,
13336 DRM_MODE_FLAG_NVSYNC
);
13339 PIPE_CONF_CHECK_X(gmch_pfit
.control
);
13340 /* pfit ratios are autocomputed by the hw on gen4+ */
13341 if (INTEL_GEN(dev_priv
) < 4)
13342 PIPE_CONF_CHECK_X(gmch_pfit
.pgm_ratios
);
13343 PIPE_CONF_CHECK_X(gmch_pfit
.lvds_border_bits
);
13346 PIPE_CONF_CHECK_I(pipe_src_w
);
13347 PIPE_CONF_CHECK_I(pipe_src_h
);
13349 PIPE_CONF_CHECK_I(pch_pfit
.enabled
);
13350 if (current_config
->pch_pfit
.enabled
) {
13351 PIPE_CONF_CHECK_X(pch_pfit
.pos
);
13352 PIPE_CONF_CHECK_X(pch_pfit
.size
);
13355 PIPE_CONF_CHECK_I(scaler_state
.scaler_id
);
13358 /* BDW+ don't expose a synchronous way to read the state */
13359 if (IS_HASWELL(dev_priv
))
13360 PIPE_CONF_CHECK_I(ips_enabled
);
13362 PIPE_CONF_CHECK_I(double_wide
);
13364 PIPE_CONF_CHECK_P(shared_dpll
);
13365 PIPE_CONF_CHECK_X(dpll_hw_state
.dpll
);
13366 PIPE_CONF_CHECK_X(dpll_hw_state
.dpll_md
);
13367 PIPE_CONF_CHECK_X(dpll_hw_state
.fp0
);
13368 PIPE_CONF_CHECK_X(dpll_hw_state
.fp1
);
13369 PIPE_CONF_CHECK_X(dpll_hw_state
.wrpll
);
13370 PIPE_CONF_CHECK_X(dpll_hw_state
.spll
);
13371 PIPE_CONF_CHECK_X(dpll_hw_state
.ctrl1
);
13372 PIPE_CONF_CHECK_X(dpll_hw_state
.cfgcr1
);
13373 PIPE_CONF_CHECK_X(dpll_hw_state
.cfgcr2
);
13375 PIPE_CONF_CHECK_X(dsi_pll
.ctrl
);
13376 PIPE_CONF_CHECK_X(dsi_pll
.div
);
13378 if (IS_G4X(dev_priv
) || INTEL_GEN(dev_priv
) >= 5)
13379 PIPE_CONF_CHECK_I(pipe_bpp
);
13381 PIPE_CONF_CHECK_CLOCK_FUZZY(base
.adjusted_mode
.crtc_clock
);
13382 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock
);
13384 #undef PIPE_CONF_CHECK_X
13385 #undef PIPE_CONF_CHECK_I
13386 #undef PIPE_CONF_CHECK_P
13387 #undef PIPE_CONF_CHECK_FLAGS
13388 #undef PIPE_CONF_CHECK_CLOCK_FUZZY
13389 #undef PIPE_CONF_QUIRK
13390 #undef INTEL_ERR_OR_DBG_KMS
13395 static void intel_pipe_config_sanity_check(struct drm_i915_private
*dev_priv
,
13396 const struct intel_crtc_state
*pipe_config
)
13398 if (pipe_config
->has_pch_encoder
) {
13399 int fdi_dotclock
= intel_dotclock_calculate(intel_fdi_link_freq(dev_priv
, pipe_config
),
13400 &pipe_config
->fdi_m_n
);
13401 int dotclock
= pipe_config
->base
.adjusted_mode
.crtc_clock
;
13404 * FDI already provided one idea for the dotclock.
13405 * Yell if the encoder disagrees.
13407 WARN(!intel_fuzzy_clock_check(fdi_dotclock
, dotclock
),
13408 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
13409 fdi_dotclock
, dotclock
);
13413 static void verify_wm_state(struct drm_crtc
*crtc
,
13414 struct drm_crtc_state
*new_state
)
13416 struct drm_i915_private
*dev_priv
= to_i915(crtc
->dev
);
13417 struct skl_ddb_allocation hw_ddb
, *sw_ddb
;
13418 struct skl_pipe_wm hw_wm
, *sw_wm
;
13419 struct skl_plane_wm
*hw_plane_wm
, *sw_plane_wm
;
13420 struct skl_ddb_entry
*hw_ddb_entry
, *sw_ddb_entry
;
13421 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13422 const enum pipe pipe
= intel_crtc
->pipe
;
13423 int plane
, level
, max_level
= ilk_wm_max_level(dev_priv
);
13425 if (INTEL_GEN(dev_priv
) < 9 || !new_state
->active
)
13428 skl_pipe_wm_get_hw_state(crtc
, &hw_wm
);
13429 sw_wm
= &to_intel_crtc_state(new_state
)->wm
.skl
.optimal
;
13431 skl_ddb_get_hw_state(dev_priv
, &hw_ddb
);
13432 sw_ddb
= &dev_priv
->wm
.skl_hw
.ddb
;
13435 for_each_universal_plane(dev_priv
, pipe
, plane
) {
13436 hw_plane_wm
= &hw_wm
.planes
[plane
];
13437 sw_plane_wm
= &sw_wm
->planes
[plane
];
13440 for (level
= 0; level
<= max_level
; level
++) {
13441 if (skl_wm_level_equals(&hw_plane_wm
->wm
[level
],
13442 &sw_plane_wm
->wm
[level
]))
13445 DRM_ERROR("mismatch in WM pipe %c plane %d level %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n",
13446 pipe_name(pipe
), plane
+ 1, level
,
13447 sw_plane_wm
->wm
[level
].plane_en
,
13448 sw_plane_wm
->wm
[level
].plane_res_b
,
13449 sw_plane_wm
->wm
[level
].plane_res_l
,
13450 hw_plane_wm
->wm
[level
].plane_en
,
13451 hw_plane_wm
->wm
[level
].plane_res_b
,
13452 hw_plane_wm
->wm
[level
].plane_res_l
);
13455 if (!skl_wm_level_equals(&hw_plane_wm
->trans_wm
,
13456 &sw_plane_wm
->trans_wm
)) {
13457 DRM_ERROR("mismatch in trans WM pipe %c plane %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n",
13458 pipe_name(pipe
), plane
+ 1,
13459 sw_plane_wm
->trans_wm
.plane_en
,
13460 sw_plane_wm
->trans_wm
.plane_res_b
,
13461 sw_plane_wm
->trans_wm
.plane_res_l
,
13462 hw_plane_wm
->trans_wm
.plane_en
,
13463 hw_plane_wm
->trans_wm
.plane_res_b
,
13464 hw_plane_wm
->trans_wm
.plane_res_l
);
13468 hw_ddb_entry
= &hw_ddb
.plane
[pipe
][plane
];
13469 sw_ddb_entry
= &sw_ddb
->plane
[pipe
][plane
];
13471 if (!skl_ddb_entry_equal(hw_ddb_entry
, sw_ddb_entry
)) {
13472 DRM_ERROR("mismatch in DDB state pipe %c plane %d (expected (%u,%u), found (%u,%u))\n",
13473 pipe_name(pipe
), plane
+ 1,
13474 sw_ddb_entry
->start
, sw_ddb_entry
->end
,
13475 hw_ddb_entry
->start
, hw_ddb_entry
->end
);
13481 * If the cursor plane isn't active, we may not have updated it's ddb
13482 * allocation. In that case since the ddb allocation will be updated
13483 * once the plane becomes visible, we can skip this check
13485 if (intel_crtc
->cursor_addr
) {
13486 hw_plane_wm
= &hw_wm
.planes
[PLANE_CURSOR
];
13487 sw_plane_wm
= &sw_wm
->planes
[PLANE_CURSOR
];
13490 for (level
= 0; level
<= max_level
; level
++) {
13491 if (skl_wm_level_equals(&hw_plane_wm
->wm
[level
],
13492 &sw_plane_wm
->wm
[level
]))
13495 DRM_ERROR("mismatch in WM pipe %c cursor level %d (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n",
13496 pipe_name(pipe
), level
,
13497 sw_plane_wm
->wm
[level
].plane_en
,
13498 sw_plane_wm
->wm
[level
].plane_res_b
,
13499 sw_plane_wm
->wm
[level
].plane_res_l
,
13500 hw_plane_wm
->wm
[level
].plane_en
,
13501 hw_plane_wm
->wm
[level
].plane_res_b
,
13502 hw_plane_wm
->wm
[level
].plane_res_l
);
13505 if (!skl_wm_level_equals(&hw_plane_wm
->trans_wm
,
13506 &sw_plane_wm
->trans_wm
)) {
13507 DRM_ERROR("mismatch in trans WM pipe %c cursor (expected e=%d b=%u l=%u, got e=%d b=%u l=%u)\n",
13509 sw_plane_wm
->trans_wm
.plane_en
,
13510 sw_plane_wm
->trans_wm
.plane_res_b
,
13511 sw_plane_wm
->trans_wm
.plane_res_l
,
13512 hw_plane_wm
->trans_wm
.plane_en
,
13513 hw_plane_wm
->trans_wm
.plane_res_b
,
13514 hw_plane_wm
->trans_wm
.plane_res_l
);
13518 hw_ddb_entry
= &hw_ddb
.plane
[pipe
][PLANE_CURSOR
];
13519 sw_ddb_entry
= &sw_ddb
->plane
[pipe
][PLANE_CURSOR
];
13521 if (!skl_ddb_entry_equal(hw_ddb_entry
, sw_ddb_entry
)) {
13522 DRM_ERROR("mismatch in DDB state pipe %c cursor (expected (%u,%u), found (%u,%u))\n",
13524 sw_ddb_entry
->start
, sw_ddb_entry
->end
,
13525 hw_ddb_entry
->start
, hw_ddb_entry
->end
);
13531 verify_connector_state(struct drm_device
*dev
,
13532 struct drm_atomic_state
*state
,
13533 struct drm_crtc
*crtc
)
13535 struct drm_connector
*connector
;
13536 struct drm_connector_state
*old_conn_state
;
13539 for_each_connector_in_state(state
, connector
, old_conn_state
, i
) {
13540 struct drm_encoder
*encoder
= connector
->encoder
;
13541 struct drm_connector_state
*state
= connector
->state
;
13543 if (state
->crtc
!= crtc
)
13546 intel_connector_verify_state(to_intel_connector(connector
));
13548 I915_STATE_WARN(state
->best_encoder
!= encoder
,
13549 "connector's atomic encoder doesn't match legacy encoder\n");
13554 verify_encoder_state(struct drm_device
*dev
)
13556 struct intel_encoder
*encoder
;
13557 struct intel_connector
*connector
;
13559 for_each_intel_encoder(dev
, encoder
) {
13560 bool enabled
= false;
13563 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
13564 encoder
->base
.base
.id
,
13565 encoder
->base
.name
);
13567 for_each_intel_connector(dev
, connector
) {
13568 if (connector
->base
.state
->best_encoder
!= &encoder
->base
)
13572 I915_STATE_WARN(connector
->base
.state
->crtc
!=
13573 encoder
->base
.crtc
,
13574 "connector's crtc doesn't match encoder crtc\n");
13577 I915_STATE_WARN(!!encoder
->base
.crtc
!= enabled
,
13578 "encoder's enabled state mismatch "
13579 "(expected %i, found %i)\n",
13580 !!encoder
->base
.crtc
, enabled
);
13582 if (!encoder
->base
.crtc
) {
13585 active
= encoder
->get_hw_state(encoder
, &pipe
);
13586 I915_STATE_WARN(active
,
13587 "encoder detached but still enabled on pipe %c.\n",
13594 verify_crtc_state(struct drm_crtc
*crtc
,
13595 struct drm_crtc_state
*old_crtc_state
,
13596 struct drm_crtc_state
*new_crtc_state
)
13598 struct drm_device
*dev
= crtc
->dev
;
13599 struct drm_i915_private
*dev_priv
= to_i915(dev
);
13600 struct intel_encoder
*encoder
;
13601 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13602 struct intel_crtc_state
*pipe_config
, *sw_config
;
13603 struct drm_atomic_state
*old_state
;
13606 old_state
= old_crtc_state
->state
;
13607 __drm_atomic_helper_crtc_destroy_state(old_crtc_state
);
13608 pipe_config
= to_intel_crtc_state(old_crtc_state
);
13609 memset(pipe_config
, 0, sizeof(*pipe_config
));
13610 pipe_config
->base
.crtc
= crtc
;
13611 pipe_config
->base
.state
= old_state
;
13613 DRM_DEBUG_KMS("[CRTC:%d:%s]\n", crtc
->base
.id
, crtc
->name
);
13615 active
= dev_priv
->display
.get_pipe_config(intel_crtc
, pipe_config
);
13617 /* hw state is inconsistent with the pipe quirk */
13618 if ((intel_crtc
->pipe
== PIPE_A
&& dev_priv
->quirks
& QUIRK_PIPEA_FORCE
) ||
13619 (intel_crtc
->pipe
== PIPE_B
&& dev_priv
->quirks
& QUIRK_PIPEB_FORCE
))
13620 active
= new_crtc_state
->active
;
13622 I915_STATE_WARN(new_crtc_state
->active
!= active
,
13623 "crtc active state doesn't match with hw state "
13624 "(expected %i, found %i)\n", new_crtc_state
->active
, active
);
13626 I915_STATE_WARN(intel_crtc
->active
!= new_crtc_state
->active
,
13627 "transitional active state does not match atomic hw state "
13628 "(expected %i, found %i)\n", new_crtc_state
->active
, intel_crtc
->active
);
13630 for_each_encoder_on_crtc(dev
, crtc
, encoder
) {
13633 active
= encoder
->get_hw_state(encoder
, &pipe
);
13634 I915_STATE_WARN(active
!= new_crtc_state
->active
,
13635 "[ENCODER:%i] active %i with crtc active %i\n",
13636 encoder
->base
.base
.id
, active
, new_crtc_state
->active
);
13638 I915_STATE_WARN(active
&& intel_crtc
->pipe
!= pipe
,
13639 "Encoder connected to wrong pipe %c\n",
13643 pipe_config
->output_types
|= 1 << encoder
->type
;
13644 encoder
->get_config(encoder
, pipe_config
);
13648 if (!new_crtc_state
->active
)
13651 intel_pipe_config_sanity_check(dev_priv
, pipe_config
);
13653 sw_config
= to_intel_crtc_state(crtc
->state
);
13654 if (!intel_pipe_config_compare(dev_priv
, sw_config
,
13655 pipe_config
, false)) {
13656 I915_STATE_WARN(1, "pipe state doesn't match!\n");
13657 intel_dump_pipe_config(intel_crtc
, pipe_config
,
13659 intel_dump_pipe_config(intel_crtc
, sw_config
,
13665 verify_single_dpll_state(struct drm_i915_private
*dev_priv
,
13666 struct intel_shared_dpll
*pll
,
13667 struct drm_crtc
*crtc
,
13668 struct drm_crtc_state
*new_state
)
13670 struct intel_dpll_hw_state dpll_hw_state
;
13671 unsigned crtc_mask
;
13674 memset(&dpll_hw_state
, 0, sizeof(dpll_hw_state
));
13676 DRM_DEBUG_KMS("%s\n", pll
->name
);
13678 active
= pll
->funcs
.get_hw_state(dev_priv
, pll
, &dpll_hw_state
);
13680 if (!(pll
->flags
& INTEL_DPLL_ALWAYS_ON
)) {
13681 I915_STATE_WARN(!pll
->on
&& pll
->active_mask
,
13682 "pll in active use but not on in sw tracking\n");
13683 I915_STATE_WARN(pll
->on
&& !pll
->active_mask
,
13684 "pll is on but not used by any active crtc\n");
13685 I915_STATE_WARN(pll
->on
!= active
,
13686 "pll on state mismatch (expected %i, found %i)\n",
13691 I915_STATE_WARN(pll
->active_mask
& ~pll
->config
.crtc_mask
,
13692 "more active pll users than references: %x vs %x\n",
13693 pll
->active_mask
, pll
->config
.crtc_mask
);
13698 crtc_mask
= 1 << drm_crtc_index(crtc
);
13700 if (new_state
->active
)
13701 I915_STATE_WARN(!(pll
->active_mask
& crtc_mask
),
13702 "pll active mismatch (expected pipe %c in active mask 0x%02x)\n",
13703 pipe_name(drm_crtc_index(crtc
)), pll
->active_mask
);
13705 I915_STATE_WARN(pll
->active_mask
& crtc_mask
,
13706 "pll active mismatch (didn't expect pipe %c in active mask 0x%02x)\n",
13707 pipe_name(drm_crtc_index(crtc
)), pll
->active_mask
);
13709 I915_STATE_WARN(!(pll
->config
.crtc_mask
& crtc_mask
),
13710 "pll enabled crtcs mismatch (expected 0x%x in 0x%02x)\n",
13711 crtc_mask
, pll
->config
.crtc_mask
);
13713 I915_STATE_WARN(pll
->on
&& memcmp(&pll
->config
.hw_state
,
13715 sizeof(dpll_hw_state
)),
13716 "pll hw state mismatch\n");
13720 verify_shared_dpll_state(struct drm_device
*dev
, struct drm_crtc
*crtc
,
13721 struct drm_crtc_state
*old_crtc_state
,
13722 struct drm_crtc_state
*new_crtc_state
)
13724 struct drm_i915_private
*dev_priv
= to_i915(dev
);
13725 struct intel_crtc_state
*old_state
= to_intel_crtc_state(old_crtc_state
);
13726 struct intel_crtc_state
*new_state
= to_intel_crtc_state(new_crtc_state
);
13728 if (new_state
->shared_dpll
)
13729 verify_single_dpll_state(dev_priv
, new_state
->shared_dpll
, crtc
, new_crtc_state
);
13731 if (old_state
->shared_dpll
&&
13732 old_state
->shared_dpll
!= new_state
->shared_dpll
) {
13733 unsigned crtc_mask
= 1 << drm_crtc_index(crtc
);
13734 struct intel_shared_dpll
*pll
= old_state
->shared_dpll
;
13736 I915_STATE_WARN(pll
->active_mask
& crtc_mask
,
13737 "pll active mismatch (didn't expect pipe %c in active mask)\n",
13738 pipe_name(drm_crtc_index(crtc
)));
13739 I915_STATE_WARN(pll
->config
.crtc_mask
& crtc_mask
,
13740 "pll enabled crtcs mismatch (found %x in enabled mask)\n",
13741 pipe_name(drm_crtc_index(crtc
)));
13746 intel_modeset_verify_crtc(struct drm_crtc
*crtc
,
13747 struct drm_atomic_state
*state
,
13748 struct drm_crtc_state
*old_state
,
13749 struct drm_crtc_state
*new_state
)
13751 if (!needs_modeset(new_state
) &&
13752 !to_intel_crtc_state(new_state
)->update_pipe
)
13755 verify_wm_state(crtc
, new_state
);
13756 verify_connector_state(crtc
->dev
, state
, crtc
);
13757 verify_crtc_state(crtc
, old_state
, new_state
);
13758 verify_shared_dpll_state(crtc
->dev
, crtc
, old_state
, new_state
);
13762 verify_disabled_dpll_state(struct drm_device
*dev
)
13764 struct drm_i915_private
*dev_priv
= to_i915(dev
);
13767 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++)
13768 verify_single_dpll_state(dev_priv
, &dev_priv
->shared_dplls
[i
], NULL
, NULL
);
13772 intel_modeset_verify_disabled(struct drm_device
*dev
,
13773 struct drm_atomic_state
*state
)
13775 verify_encoder_state(dev
);
13776 verify_connector_state(dev
, state
, NULL
);
13777 verify_disabled_dpll_state(dev
);
13780 static void update_scanline_offset(struct intel_crtc
*crtc
)
13782 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
13785 * The scanline counter increments at the leading edge of hsync.
13787 * On most platforms it starts counting from vtotal-1 on the
13788 * first active line. That means the scanline counter value is
13789 * always one less than what we would expect. Ie. just after
13790 * start of vblank, which also occurs at start of hsync (on the
13791 * last active line), the scanline counter will read vblank_start-1.
13793 * On gen2 the scanline counter starts counting from 1 instead
13794 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
13795 * to keep the value positive), instead of adding one.
13797 * On HSW+ the behaviour of the scanline counter depends on the output
13798 * type. For DP ports it behaves like most other platforms, but on HDMI
13799 * there's an extra 1 line difference. So we need to add two instead of
13800 * one to the value.
13802 if (IS_GEN2(dev_priv
)) {
13803 const struct drm_display_mode
*adjusted_mode
= &crtc
->config
->base
.adjusted_mode
;
13806 vtotal
= adjusted_mode
->crtc_vtotal
;
13807 if (adjusted_mode
->flags
& DRM_MODE_FLAG_INTERLACE
)
13810 crtc
->scanline_offset
= vtotal
- 1;
13811 } else if (HAS_DDI(dev_priv
) &&
13812 intel_crtc_has_type(crtc
->config
, INTEL_OUTPUT_HDMI
)) {
13813 crtc
->scanline_offset
= 2;
13815 crtc
->scanline_offset
= 1;
13818 static void intel_modeset_clear_plls(struct drm_atomic_state
*state
)
13820 struct drm_device
*dev
= state
->dev
;
13821 struct drm_i915_private
*dev_priv
= to_i915(dev
);
13822 struct intel_shared_dpll_config
*shared_dpll
= NULL
;
13823 struct drm_crtc
*crtc
;
13824 struct drm_crtc_state
*crtc_state
;
13827 if (!dev_priv
->display
.crtc_compute_clock
)
13830 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
13831 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
13832 struct intel_shared_dpll
*old_dpll
=
13833 to_intel_crtc_state(crtc
->state
)->shared_dpll
;
13835 if (!needs_modeset(crtc_state
))
13838 to_intel_crtc_state(crtc_state
)->shared_dpll
= NULL
;
13844 shared_dpll
= intel_atomic_get_shared_dpll_state(state
);
13846 intel_shared_dpll_config_put(shared_dpll
, old_dpll
, intel_crtc
);
13851 * This implements the workaround described in the "notes" section of the mode
13852 * set sequence documentation. When going from no pipes or single pipe to
13853 * multiple pipes, and planes are enabled after the pipe, we need to wait at
13854 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
13856 static int haswell_mode_set_planes_workaround(struct drm_atomic_state
*state
)
13858 struct drm_crtc_state
*crtc_state
;
13859 struct intel_crtc
*intel_crtc
;
13860 struct drm_crtc
*crtc
;
13861 struct intel_crtc_state
*first_crtc_state
= NULL
;
13862 struct intel_crtc_state
*other_crtc_state
= NULL
;
13863 enum pipe first_pipe
= INVALID_PIPE
, enabled_pipe
= INVALID_PIPE
;
13866 /* look at all crtc's that are going to be enabled in during modeset */
13867 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
13868 intel_crtc
= to_intel_crtc(crtc
);
13870 if (!crtc_state
->active
|| !needs_modeset(crtc_state
))
13873 if (first_crtc_state
) {
13874 other_crtc_state
= to_intel_crtc_state(crtc_state
);
13877 first_crtc_state
= to_intel_crtc_state(crtc_state
);
13878 first_pipe
= intel_crtc
->pipe
;
13882 /* No workaround needed? */
13883 if (!first_crtc_state
)
13886 /* w/a possibly needed, check how many crtc's are already enabled. */
13887 for_each_intel_crtc(state
->dev
, intel_crtc
) {
13888 struct intel_crtc_state
*pipe_config
;
13890 pipe_config
= intel_atomic_get_crtc_state(state
, intel_crtc
);
13891 if (IS_ERR(pipe_config
))
13892 return PTR_ERR(pipe_config
);
13894 pipe_config
->hsw_workaround_pipe
= INVALID_PIPE
;
13896 if (!pipe_config
->base
.active
||
13897 needs_modeset(&pipe_config
->base
))
13900 /* 2 or more enabled crtcs means no need for w/a */
13901 if (enabled_pipe
!= INVALID_PIPE
)
13904 enabled_pipe
= intel_crtc
->pipe
;
13907 if (enabled_pipe
!= INVALID_PIPE
)
13908 first_crtc_state
->hsw_workaround_pipe
= enabled_pipe
;
13909 else if (other_crtc_state
)
13910 other_crtc_state
->hsw_workaround_pipe
= first_pipe
;
13915 static int intel_modeset_all_pipes(struct drm_atomic_state
*state
)
13917 struct drm_crtc
*crtc
;
13918 struct drm_crtc_state
*crtc_state
;
13921 /* add all active pipes to the state */
13922 for_each_crtc(state
->dev
, crtc
) {
13923 crtc_state
= drm_atomic_get_crtc_state(state
, crtc
);
13924 if (IS_ERR(crtc_state
))
13925 return PTR_ERR(crtc_state
);
13927 if (!crtc_state
->active
|| needs_modeset(crtc_state
))
13930 crtc_state
->mode_changed
= true;
13932 ret
= drm_atomic_add_affected_connectors(state
, crtc
);
13936 ret
= drm_atomic_add_affected_planes(state
, crtc
);
13944 static int intel_modeset_checks(struct drm_atomic_state
*state
)
13946 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
13947 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
13948 struct drm_crtc
*crtc
;
13949 struct drm_crtc_state
*crtc_state
;
13952 if (!check_digital_port_conflicts(state
)) {
13953 DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n");
13957 intel_state
->modeset
= true;
13958 intel_state
->active_crtcs
= dev_priv
->active_crtcs
;
13960 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
13961 if (crtc_state
->active
)
13962 intel_state
->active_crtcs
|= 1 << i
;
13964 intel_state
->active_crtcs
&= ~(1 << i
);
13966 if (crtc_state
->active
!= crtc
->state
->active
)
13967 intel_state
->active_pipe_changes
|= drm_crtc_mask(crtc
);
13971 * See if the config requires any additional preparation, e.g.
13972 * to adjust global state with pipes off. We need to do this
13973 * here so we can get the modeset_pipe updated config for the new
13974 * mode set on this crtc. For other crtcs we need to use the
13975 * adjusted_mode bits in the crtc directly.
13977 if (dev_priv
->display
.modeset_calc_cdclk
) {
13978 if (!intel_state
->cdclk_pll_vco
)
13979 intel_state
->cdclk_pll_vco
= dev_priv
->cdclk_pll
.vco
;
13980 if (!intel_state
->cdclk_pll_vco
)
13981 intel_state
->cdclk_pll_vco
= dev_priv
->skl_preferred_vco_freq
;
13983 ret
= dev_priv
->display
.modeset_calc_cdclk(state
);
13987 if (intel_state
->dev_cdclk
!= dev_priv
->cdclk_freq
||
13988 intel_state
->cdclk_pll_vco
!= dev_priv
->cdclk_pll
.vco
)
13989 ret
= intel_modeset_all_pipes(state
);
13994 DRM_DEBUG_KMS("New cdclk calculated to be atomic %u, actual %u\n",
13995 intel_state
->cdclk
, intel_state
->dev_cdclk
);
13997 to_intel_atomic_state(state
)->cdclk
= dev_priv
->atomic_cdclk_freq
;
13999 intel_modeset_clear_plls(state
);
14001 if (IS_HASWELL(dev_priv
))
14002 return haswell_mode_set_planes_workaround(state
);
14008 * Handle calculation of various watermark data at the end of the atomic check
14009 * phase. The code here should be run after the per-crtc and per-plane 'check'
14010 * handlers to ensure that all derived state has been updated.
14012 static int calc_watermark_data(struct drm_atomic_state
*state
)
14014 struct drm_device
*dev
= state
->dev
;
14015 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14017 /* Is there platform-specific watermark information to calculate? */
14018 if (dev_priv
->display
.compute_global_watermarks
)
14019 return dev_priv
->display
.compute_global_watermarks(state
);
14025 * intel_atomic_check - validate state object
14027 * @state: state to validate
14029 static int intel_atomic_check(struct drm_device
*dev
,
14030 struct drm_atomic_state
*state
)
14032 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14033 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
14034 struct drm_crtc
*crtc
;
14035 struct drm_crtc_state
*crtc_state
;
14037 bool any_ms
= false;
14039 ret
= drm_atomic_helper_check_modeset(dev
, state
);
14043 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
14044 struct intel_crtc_state
*pipe_config
=
14045 to_intel_crtc_state(crtc_state
);
14047 /* Catch I915_MODE_FLAG_INHERITED */
14048 if (crtc_state
->mode
.private_flags
!= crtc
->state
->mode
.private_flags
)
14049 crtc_state
->mode_changed
= true;
14051 if (!needs_modeset(crtc_state
))
14054 if (!crtc_state
->enable
) {
14059 /* FIXME: For only active_changed we shouldn't need to do any
14060 * state recomputation at all. */
14062 ret
= drm_atomic_add_affected_connectors(state
, crtc
);
14066 ret
= intel_modeset_pipe_config(crtc
, pipe_config
);
14068 intel_dump_pipe_config(to_intel_crtc(crtc
),
14069 pipe_config
, "[failed]");
14073 if (i915
.fastboot
&&
14074 intel_pipe_config_compare(dev_priv
,
14075 to_intel_crtc_state(crtc
->state
),
14076 pipe_config
, true)) {
14077 crtc_state
->mode_changed
= false;
14078 to_intel_crtc_state(crtc_state
)->update_pipe
= true;
14081 if (needs_modeset(crtc_state
))
14084 ret
= drm_atomic_add_affected_planes(state
, crtc
);
14088 intel_dump_pipe_config(to_intel_crtc(crtc
), pipe_config
,
14089 needs_modeset(crtc_state
) ?
14090 "[modeset]" : "[fastset]");
14094 ret
= intel_modeset_checks(state
);
14099 intel_state
->cdclk
= dev_priv
->cdclk_freq
;
14101 ret
= drm_atomic_helper_check_planes(dev
, state
);
14105 intel_fbc_choose_crtc(dev_priv
, state
);
14106 return calc_watermark_data(state
);
14109 static int intel_atomic_prepare_commit(struct drm_device
*dev
,
14110 struct drm_atomic_state
*state
)
14112 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14113 struct drm_crtc_state
*crtc_state
;
14114 struct drm_crtc
*crtc
;
14117 for_each_crtc_in_state(state
, crtc
, crtc_state
, i
) {
14118 if (state
->legacy_cursor_update
)
14121 ret
= intel_crtc_wait_for_pending_flips(crtc
);
14125 if (atomic_read(&to_intel_crtc(crtc
)->unpin_work_count
) >= 2)
14126 flush_workqueue(dev_priv
->wq
);
14129 ret
= mutex_lock_interruptible(&dev
->struct_mutex
);
14133 ret
= drm_atomic_helper_prepare_planes(dev
, state
);
14134 mutex_unlock(&dev
->struct_mutex
);
14139 u32
intel_crtc_get_vblank_counter(struct intel_crtc
*crtc
)
14141 struct drm_device
*dev
= crtc
->base
.dev
;
14143 if (!dev
->max_vblank_count
)
14144 return drm_accurate_vblank_count(&crtc
->base
);
14146 return dev
->driver
->get_vblank_counter(dev
, crtc
->pipe
);
14149 static void intel_atomic_wait_for_vblanks(struct drm_device
*dev
,
14150 struct drm_i915_private
*dev_priv
,
14151 unsigned crtc_mask
)
14153 unsigned last_vblank_count
[I915_MAX_PIPES
];
14160 for_each_pipe(dev_priv
, pipe
) {
14161 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
,
14164 if (!((1 << pipe
) & crtc_mask
))
14167 ret
= drm_crtc_vblank_get(&crtc
->base
);
14168 if (WARN_ON(ret
!= 0)) {
14169 crtc_mask
&= ~(1 << pipe
);
14173 last_vblank_count
[pipe
] = drm_crtc_vblank_count(&crtc
->base
);
14176 for_each_pipe(dev_priv
, pipe
) {
14177 struct intel_crtc
*crtc
= intel_get_crtc_for_pipe(dev_priv
,
14181 if (!((1 << pipe
) & crtc_mask
))
14184 lret
= wait_event_timeout(dev
->vblank
[pipe
].queue
,
14185 last_vblank_count
[pipe
] !=
14186 drm_crtc_vblank_count(&crtc
->base
),
14187 msecs_to_jiffies(50));
14189 WARN(!lret
, "pipe %c vblank wait timed out\n", pipe_name(pipe
));
14191 drm_crtc_vblank_put(&crtc
->base
);
14195 static bool needs_vblank_wait(struct intel_crtc_state
*crtc_state
)
14197 /* fb updated, need to unpin old fb */
14198 if (crtc_state
->fb_changed
)
14201 /* wm changes, need vblank before final wm's */
14202 if (crtc_state
->update_wm_post
)
14206 * cxsr is re-enabled after vblank.
14207 * This is already handled by crtc_state->update_wm_post,
14208 * but added for clarity.
14210 if (crtc_state
->disable_cxsr
)
14216 static void intel_update_crtc(struct drm_crtc
*crtc
,
14217 struct drm_atomic_state
*state
,
14218 struct drm_crtc_state
*old_crtc_state
,
14219 unsigned int *crtc_vblank_mask
)
14221 struct drm_device
*dev
= crtc
->dev
;
14222 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14223 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
14224 struct intel_crtc_state
*pipe_config
= to_intel_crtc_state(crtc
->state
);
14225 bool modeset
= needs_modeset(crtc
->state
);
14228 update_scanline_offset(intel_crtc
);
14229 dev_priv
->display
.crtc_enable(pipe_config
, state
);
14231 intel_pre_plane_update(to_intel_crtc_state(old_crtc_state
));
14234 if (drm_atomic_get_existing_plane_state(state
, crtc
->primary
)) {
14236 intel_crtc
, pipe_config
,
14237 to_intel_plane_state(crtc
->primary
->state
));
14240 drm_atomic_helper_commit_planes_on_crtc(old_crtc_state
);
14242 if (needs_vblank_wait(pipe_config
))
14243 *crtc_vblank_mask
|= drm_crtc_mask(crtc
);
14246 static void intel_update_crtcs(struct drm_atomic_state
*state
,
14247 unsigned int *crtc_vblank_mask
)
14249 struct drm_crtc
*crtc
;
14250 struct drm_crtc_state
*old_crtc_state
;
14253 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14254 if (!crtc
->state
->active
)
14257 intel_update_crtc(crtc
, state
, old_crtc_state
,
14262 static void skl_update_crtcs(struct drm_atomic_state
*state
,
14263 unsigned int *crtc_vblank_mask
)
14265 struct drm_i915_private
*dev_priv
= to_i915(state
->dev
);
14266 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
14267 struct drm_crtc
*crtc
;
14268 struct intel_crtc
*intel_crtc
;
14269 struct drm_crtc_state
*old_crtc_state
;
14270 struct intel_crtc_state
*cstate
;
14271 unsigned int updated
= 0;
14276 const struct skl_ddb_entry
*entries
[I915_MAX_PIPES
] = {};
14278 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
)
14279 /* ignore allocations for crtc's that have been turned off. */
14280 if (crtc
->state
->active
)
14281 entries
[i
] = &to_intel_crtc_state(old_crtc_state
)->wm
.skl
.ddb
;
14284 * Whenever the number of active pipes changes, we need to make sure we
14285 * update the pipes in the right order so that their ddb allocations
14286 * never overlap with eachother inbetween CRTC updates. Otherwise we'll
14287 * cause pipe underruns and other bad stuff.
14292 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14293 bool vbl_wait
= false;
14294 unsigned int cmask
= drm_crtc_mask(crtc
);
14296 intel_crtc
= to_intel_crtc(crtc
);
14297 cstate
= to_intel_crtc_state(crtc
->state
);
14298 pipe
= intel_crtc
->pipe
;
14300 if (updated
& cmask
|| !cstate
->base
.active
)
14303 if (skl_ddb_allocation_overlaps(entries
, &cstate
->wm
.skl
.ddb
, i
))
14307 entries
[i
] = &cstate
->wm
.skl
.ddb
;
14310 * If this is an already active pipe, it's DDB changed,
14311 * and this isn't the last pipe that needs updating
14312 * then we need to wait for a vblank to pass for the
14313 * new ddb allocation to take effect.
14315 if (!skl_ddb_entry_equal(&cstate
->wm
.skl
.ddb
,
14316 &to_intel_crtc_state(old_crtc_state
)->wm
.skl
.ddb
) &&
14317 !crtc
->state
->active_changed
&&
14318 intel_state
->wm_results
.dirty_pipes
!= updated
)
14321 intel_update_crtc(crtc
, state
, old_crtc_state
,
14325 intel_wait_for_vblank(dev_priv
, pipe
);
14329 } while (progress
);
14332 static void intel_atomic_commit_tail(struct drm_atomic_state
*state
)
14334 struct drm_device
*dev
= state
->dev
;
14335 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
14336 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14337 struct drm_crtc_state
*old_crtc_state
;
14338 struct drm_crtc
*crtc
;
14339 struct intel_crtc_state
*intel_cstate
;
14340 bool hw_check
= intel_state
->modeset
;
14341 unsigned long put_domains
[I915_MAX_PIPES
] = {};
14342 unsigned crtc_vblank_mask
= 0;
14345 drm_atomic_helper_wait_for_dependencies(state
);
14347 if (intel_state
->modeset
)
14348 intel_display_power_get(dev_priv
, POWER_DOMAIN_MODESET
);
14350 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14351 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
14353 if (needs_modeset(crtc
->state
) ||
14354 to_intel_crtc_state(crtc
->state
)->update_pipe
) {
14357 put_domains
[to_intel_crtc(crtc
)->pipe
] =
14358 modeset_get_crtc_power_domains(crtc
,
14359 to_intel_crtc_state(crtc
->state
));
14362 if (!needs_modeset(crtc
->state
))
14365 intel_pre_plane_update(to_intel_crtc_state(old_crtc_state
));
14367 if (old_crtc_state
->active
) {
14368 intel_crtc_disable_planes(crtc
, old_crtc_state
->plane_mask
);
14369 dev_priv
->display
.crtc_disable(to_intel_crtc_state(old_crtc_state
), state
);
14370 intel_crtc
->active
= false;
14371 intel_fbc_disable(intel_crtc
);
14372 intel_disable_shared_dpll(intel_crtc
);
14375 * Underruns don't always raise
14376 * interrupts, so check manually.
14378 intel_check_cpu_fifo_underruns(dev_priv
);
14379 intel_check_pch_fifo_underruns(dev_priv
);
14381 if (!crtc
->state
->active
) {
14383 * Make sure we don't call initial_watermarks
14384 * for ILK-style watermark updates.
14386 if (dev_priv
->display
.atomic_update_watermarks
)
14387 dev_priv
->display
.initial_watermarks(intel_state
,
14388 to_intel_crtc_state(crtc
->state
));
14390 intel_update_watermarks(intel_crtc
);
14395 /* Only after disabling all output pipelines that will be changed can we
14396 * update the the output configuration. */
14397 intel_modeset_update_crtc_state(state
);
14399 if (intel_state
->modeset
) {
14400 drm_atomic_helper_update_legacy_modeset_state(state
->dev
, state
);
14402 if (dev_priv
->display
.modeset_commit_cdclk
&&
14403 (intel_state
->dev_cdclk
!= dev_priv
->cdclk_freq
||
14404 intel_state
->cdclk_pll_vco
!= dev_priv
->cdclk_pll
.vco
))
14405 dev_priv
->display
.modeset_commit_cdclk(state
);
14408 * SKL workaround: bspec recommends we disable the SAGV when we
14409 * have more then one pipe enabled
14411 if (!intel_can_enable_sagv(state
))
14412 intel_disable_sagv(dev_priv
);
14414 intel_modeset_verify_disabled(dev
, state
);
14417 /* Complete the events for pipes that have now been disabled */
14418 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14419 bool modeset
= needs_modeset(crtc
->state
);
14421 /* Complete events for now disable pipes here. */
14422 if (modeset
&& !crtc
->state
->active
&& crtc
->state
->event
) {
14423 spin_lock_irq(&dev
->event_lock
);
14424 drm_crtc_send_vblank_event(crtc
, crtc
->state
->event
);
14425 spin_unlock_irq(&dev
->event_lock
);
14427 crtc
->state
->event
= NULL
;
14431 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
14432 dev_priv
->display
.update_crtcs(state
, &crtc_vblank_mask
);
14434 /* FIXME: We should call drm_atomic_helper_commit_hw_done() here
14435 * already, but still need the state for the delayed optimization. To
14437 * - wrap the optimization/post_plane_update stuff into a per-crtc work.
14438 * - schedule that vblank worker _before_ calling hw_done
14439 * - at the start of commit_tail, cancel it _synchrously
14440 * - switch over to the vblank wait helper in the core after that since
14441 * we don't need out special handling any more.
14443 if (!state
->legacy_cursor_update
)
14444 intel_atomic_wait_for_vblanks(dev
, dev_priv
, crtc_vblank_mask
);
14447 * Now that the vblank has passed, we can go ahead and program the
14448 * optimal watermarks on platforms that need two-step watermark
14451 * TODO: Move this (and other cleanup) to an async worker eventually.
14453 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14454 intel_cstate
= to_intel_crtc_state(crtc
->state
);
14456 if (dev_priv
->display
.optimize_watermarks
)
14457 dev_priv
->display
.optimize_watermarks(intel_state
,
14461 for_each_crtc_in_state(state
, crtc
, old_crtc_state
, i
) {
14462 intel_post_plane_update(to_intel_crtc_state(old_crtc_state
));
14464 if (put_domains
[i
])
14465 modeset_put_power_domains(dev_priv
, put_domains
[i
]);
14467 intel_modeset_verify_crtc(crtc
, state
, old_crtc_state
, crtc
->state
);
14470 if (intel_state
->modeset
&& intel_can_enable_sagv(state
))
14471 intel_enable_sagv(dev_priv
);
14473 drm_atomic_helper_commit_hw_done(state
);
14475 if (intel_state
->modeset
)
14476 intel_display_power_put(dev_priv
, POWER_DOMAIN_MODESET
);
14478 mutex_lock(&dev
->struct_mutex
);
14479 drm_atomic_helper_cleanup_planes(dev
, state
);
14480 mutex_unlock(&dev
->struct_mutex
);
14482 drm_atomic_helper_commit_cleanup_done(state
);
14484 drm_atomic_state_put(state
);
14486 /* As one of the primary mmio accessors, KMS has a high likelihood
14487 * of triggering bugs in unclaimed access. After we finish
14488 * modesetting, see if an error has been flagged, and if so
14489 * enable debugging for the next modeset - and hope we catch
14492 * XXX note that we assume display power is on at this point.
14493 * This might hold true now but we need to add pm helper to check
14494 * unclaimed only when the hardware is on, as atomic commits
14495 * can happen also when the device is completely off.
14497 intel_uncore_arm_unclaimed_mmio_detection(dev_priv
);
14500 static void intel_atomic_commit_work(struct work_struct
*work
)
14502 struct drm_atomic_state
*state
=
14503 container_of(work
, struct drm_atomic_state
, commit_work
);
14505 intel_atomic_commit_tail(state
);
14508 static int __i915_sw_fence_call
14509 intel_atomic_commit_ready(struct i915_sw_fence
*fence
,
14510 enum i915_sw_fence_notify notify
)
14512 struct intel_atomic_state
*state
=
14513 container_of(fence
, struct intel_atomic_state
, commit_ready
);
14516 case FENCE_COMPLETE
:
14517 if (state
->base
.commit_work
.func
)
14518 queue_work(system_unbound_wq
, &state
->base
.commit_work
);
14522 drm_atomic_state_put(&state
->base
);
14526 return NOTIFY_DONE
;
14529 static void intel_atomic_track_fbs(struct drm_atomic_state
*state
)
14531 struct drm_plane_state
*old_plane_state
;
14532 struct drm_plane
*plane
;
14535 for_each_plane_in_state(state
, plane
, old_plane_state
, i
)
14536 i915_gem_track_fb(intel_fb_obj(old_plane_state
->fb
),
14537 intel_fb_obj(plane
->state
->fb
),
14538 to_intel_plane(plane
)->frontbuffer_bit
);
14542 * intel_atomic_commit - commit validated state object
14544 * @state: the top-level driver state object
14545 * @nonblock: nonblocking commit
14547 * This function commits a top-level state object that has been validated
14548 * with drm_atomic_helper_check().
14550 * FIXME: Atomic modeset support for i915 is not yet complete. At the moment
14551 * nonblocking commits are only safe for pure plane updates. Everything else
14552 * should work though.
14555 * Zero for success or -errno.
14557 static int intel_atomic_commit(struct drm_device
*dev
,
14558 struct drm_atomic_state
*state
,
14561 struct intel_atomic_state
*intel_state
= to_intel_atomic_state(state
);
14562 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14565 if (intel_state
->modeset
&& nonblock
) {
14566 DRM_DEBUG_KMS("nonblocking commit for modeset not yet implemented.\n");
14570 ret
= drm_atomic_helper_setup_commit(state
, nonblock
);
14574 drm_atomic_state_get(state
);
14575 i915_sw_fence_init(&intel_state
->commit_ready
,
14576 intel_atomic_commit_ready
);
14578 ret
= intel_atomic_prepare_commit(dev
, state
);
14580 DRM_DEBUG_ATOMIC("Preparing state failed with %i\n", ret
);
14581 i915_sw_fence_commit(&intel_state
->commit_ready
);
14585 drm_atomic_helper_swap_state(state
, true);
14586 dev_priv
->wm
.distrust_bios_wm
= false;
14587 intel_shared_dpll_commit(state
);
14588 intel_atomic_track_fbs(state
);
14590 if (intel_state
->modeset
) {
14591 memcpy(dev_priv
->min_pixclk
, intel_state
->min_pixclk
,
14592 sizeof(intel_state
->min_pixclk
));
14593 dev_priv
->active_crtcs
= intel_state
->active_crtcs
;
14594 dev_priv
->atomic_cdclk_freq
= intel_state
->cdclk
;
14597 drm_atomic_state_get(state
);
14598 INIT_WORK(&state
->commit_work
,
14599 nonblock
? intel_atomic_commit_work
: NULL
);
14601 i915_sw_fence_commit(&intel_state
->commit_ready
);
14603 i915_sw_fence_wait(&intel_state
->commit_ready
);
14604 intel_atomic_commit_tail(state
);
14610 void intel_crtc_restore_mode(struct drm_crtc
*crtc
)
14612 struct drm_device
*dev
= crtc
->dev
;
14613 struct drm_atomic_state
*state
;
14614 struct drm_crtc_state
*crtc_state
;
14617 state
= drm_atomic_state_alloc(dev
);
14619 DRM_DEBUG_KMS("[CRTC:%d:%s] crtc restore failed, out of memory",
14620 crtc
->base
.id
, crtc
->name
);
14624 state
->acquire_ctx
= drm_modeset_legacy_acquire_ctx(crtc
);
14627 crtc_state
= drm_atomic_get_crtc_state(state
, crtc
);
14628 ret
= PTR_ERR_OR_ZERO(crtc_state
);
14630 if (!crtc_state
->active
)
14633 crtc_state
->mode_changed
= true;
14634 ret
= drm_atomic_commit(state
);
14637 if (ret
== -EDEADLK
) {
14638 drm_atomic_state_clear(state
);
14639 drm_modeset_backoff(state
->acquire_ctx
);
14644 drm_atomic_state_put(state
);
14648 * FIXME: Remove this once i915 is fully DRIVER_ATOMIC by calling
14649 * drm_atomic_helper_legacy_gamma_set() directly.
14651 static int intel_atomic_legacy_gamma_set(struct drm_crtc
*crtc
,
14652 u16
*red
, u16
*green
, u16
*blue
,
14655 struct drm_device
*dev
= crtc
->dev
;
14656 struct drm_mode_config
*config
= &dev
->mode_config
;
14657 struct drm_crtc_state
*state
;
14660 ret
= drm_atomic_helper_legacy_gamma_set(crtc
, red
, green
, blue
, size
);
14665 * Make sure we update the legacy properties so this works when
14666 * atomic is not enabled.
14669 state
= crtc
->state
;
14671 drm_object_property_set_value(&crtc
->base
,
14672 config
->degamma_lut_property
,
14673 (state
->degamma_lut
) ?
14674 state
->degamma_lut
->base
.id
: 0);
14676 drm_object_property_set_value(&crtc
->base
,
14677 config
->ctm_property
,
14679 state
->ctm
->base
.id
: 0);
14681 drm_object_property_set_value(&crtc
->base
,
14682 config
->gamma_lut_property
,
14683 (state
->gamma_lut
) ?
14684 state
->gamma_lut
->base
.id
: 0);
14689 static const struct drm_crtc_funcs intel_crtc_funcs
= {
14690 .gamma_set
= intel_atomic_legacy_gamma_set
,
14691 .set_config
= drm_atomic_helper_set_config
,
14692 .set_property
= drm_atomic_helper_crtc_set_property
,
14693 .destroy
= intel_crtc_destroy
,
14694 .page_flip
= intel_crtc_page_flip
,
14695 .atomic_duplicate_state
= intel_crtc_duplicate_state
,
14696 .atomic_destroy_state
= intel_crtc_destroy_state
,
14700 * intel_prepare_plane_fb - Prepare fb for usage on plane
14701 * @plane: drm plane to prepare for
14702 * @fb: framebuffer to prepare for presentation
14704 * Prepares a framebuffer for usage on a display plane. Generally this
14705 * involves pinning the underlying object and updating the frontbuffer tracking
14706 * bits. Some older platforms need special physical address handling for
14709 * Must be called with struct_mutex held.
14711 * Returns 0 on success, negative error code on failure.
14714 intel_prepare_plane_fb(struct drm_plane
*plane
,
14715 struct drm_plane_state
*new_state
)
14717 struct intel_atomic_state
*intel_state
=
14718 to_intel_atomic_state(new_state
->state
);
14719 struct drm_i915_private
*dev_priv
= to_i915(plane
->dev
);
14720 struct drm_framebuffer
*fb
= new_state
->fb
;
14721 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
14722 struct drm_i915_gem_object
*old_obj
= intel_fb_obj(plane
->state
->fb
);
14725 if (!obj
&& !old_obj
)
14729 struct drm_crtc_state
*crtc_state
=
14730 drm_atomic_get_existing_crtc_state(new_state
->state
,
14731 plane
->state
->crtc
);
14733 /* Big Hammer, we also need to ensure that any pending
14734 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
14735 * current scanout is retired before unpinning the old
14736 * framebuffer. Note that we rely on userspace rendering
14737 * into the buffer attached to the pipe they are waiting
14738 * on. If not, userspace generates a GPU hang with IPEHR
14739 * point to the MI_WAIT_FOR_EVENT.
14741 * This should only fail upon a hung GPU, in which case we
14742 * can safely continue.
14744 if (needs_modeset(crtc_state
)) {
14745 ret
= i915_sw_fence_await_reservation(&intel_state
->commit_ready
,
14746 old_obj
->resv
, NULL
,
14754 if (new_state
->fence
) { /* explicit fencing */
14755 ret
= i915_sw_fence_await_dma_fence(&intel_state
->commit_ready
,
14757 I915_FENCE_TIMEOUT
,
14766 if (!new_state
->fence
) { /* implicit fencing */
14767 ret
= i915_sw_fence_await_reservation(&intel_state
->commit_ready
,
14769 false, I915_FENCE_TIMEOUT
,
14774 i915_gem_object_wait_priority(obj
, 0, I915_PRIORITY_DISPLAY
);
14777 if (plane
->type
== DRM_PLANE_TYPE_CURSOR
&&
14778 INTEL_INFO(dev_priv
)->cursor_needs_physical
) {
14779 int align
= IS_I830(dev_priv
) ? 16 * 1024 : 256;
14780 ret
= i915_gem_object_attach_phys(obj
, align
);
14782 DRM_DEBUG_KMS("failed to attach phys object\n");
14786 struct i915_vma
*vma
;
14788 vma
= intel_pin_and_fence_fb_obj(fb
, new_state
->rotation
);
14790 DRM_DEBUG_KMS("failed to pin object\n");
14791 return PTR_ERR(vma
);
14799 * intel_cleanup_plane_fb - Cleans up an fb after plane use
14800 * @plane: drm plane to clean up for
14801 * @fb: old framebuffer that was on plane
14803 * Cleans up a framebuffer that has just been removed from a plane.
14805 * Must be called with struct_mutex held.
14808 intel_cleanup_plane_fb(struct drm_plane
*plane
,
14809 struct drm_plane_state
*old_state
)
14811 struct drm_i915_private
*dev_priv
= to_i915(plane
->dev
);
14812 struct intel_plane_state
*old_intel_state
;
14813 struct drm_i915_gem_object
*old_obj
= intel_fb_obj(old_state
->fb
);
14814 struct drm_i915_gem_object
*obj
= intel_fb_obj(plane
->state
->fb
);
14816 old_intel_state
= to_intel_plane_state(old_state
);
14818 if (!obj
&& !old_obj
)
14821 if (old_obj
&& (plane
->type
!= DRM_PLANE_TYPE_CURSOR
||
14822 !INTEL_INFO(dev_priv
)->cursor_needs_physical
))
14823 intel_unpin_fb_obj(old_state
->fb
, old_state
->rotation
);
14827 skl_max_scale(struct intel_crtc
*intel_crtc
, struct intel_crtc_state
*crtc_state
)
14830 int crtc_clock
, cdclk
;
14832 if (!intel_crtc
|| !crtc_state
->base
.enable
)
14833 return DRM_PLANE_HELPER_NO_SCALING
;
14835 crtc_clock
= crtc_state
->base
.adjusted_mode
.crtc_clock
;
14836 cdclk
= to_intel_atomic_state(crtc_state
->base
.state
)->cdclk
;
14838 if (WARN_ON_ONCE(!crtc_clock
|| cdclk
< crtc_clock
))
14839 return DRM_PLANE_HELPER_NO_SCALING
;
14842 * skl max scale is lower of:
14843 * close to 3 but not 3, -1 is for that purpose
14847 max_scale
= min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk
<< 8) / crtc_clock
));
14853 intel_check_primary_plane(struct drm_plane
*plane
,
14854 struct intel_crtc_state
*crtc_state
,
14855 struct intel_plane_state
*state
)
14857 struct drm_i915_private
*dev_priv
= to_i915(plane
->dev
);
14858 struct drm_crtc
*crtc
= state
->base
.crtc
;
14859 int min_scale
= DRM_PLANE_HELPER_NO_SCALING
;
14860 int max_scale
= DRM_PLANE_HELPER_NO_SCALING
;
14861 bool can_position
= false;
14864 if (INTEL_GEN(dev_priv
) >= 9) {
14865 /* use scaler when colorkey is not required */
14866 if (state
->ckey
.flags
== I915_SET_COLORKEY_NONE
) {
14868 max_scale
= skl_max_scale(to_intel_crtc(crtc
), crtc_state
);
14870 can_position
= true;
14873 ret
= drm_plane_helper_check_state(&state
->base
,
14875 min_scale
, max_scale
,
14876 can_position
, true);
14880 if (!state
->base
.fb
)
14883 if (INTEL_GEN(dev_priv
) >= 9) {
14884 ret
= skl_check_plane_surface(state
);
14892 static void intel_begin_crtc_commit(struct drm_crtc
*crtc
,
14893 struct drm_crtc_state
*old_crtc_state
)
14895 struct drm_device
*dev
= crtc
->dev
;
14896 struct drm_i915_private
*dev_priv
= to_i915(dev
);
14897 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
14898 struct intel_crtc_state
*intel_cstate
=
14899 to_intel_crtc_state(crtc
->state
);
14900 struct intel_crtc_state
*old_intel_cstate
=
14901 to_intel_crtc_state(old_crtc_state
);
14902 struct intel_atomic_state
*old_intel_state
=
14903 to_intel_atomic_state(old_crtc_state
->state
);
14904 bool modeset
= needs_modeset(crtc
->state
);
14906 /* Perform vblank evasion around commit operation */
14907 intel_pipe_update_start(intel_crtc
);
14912 if (crtc
->state
->color_mgmt_changed
|| to_intel_crtc_state(crtc
->state
)->update_pipe
) {
14913 intel_color_set_csc(crtc
->state
);
14914 intel_color_load_luts(crtc
->state
);
14917 if (intel_cstate
->update_pipe
)
14918 intel_update_pipe_config(intel_crtc
, old_intel_cstate
);
14919 else if (INTEL_GEN(dev_priv
) >= 9)
14920 skl_detach_scalers(intel_crtc
);
14923 if (dev_priv
->display
.atomic_update_watermarks
)
14924 dev_priv
->display
.atomic_update_watermarks(old_intel_state
,
14928 static void intel_finish_crtc_commit(struct drm_crtc
*crtc
,
14929 struct drm_crtc_state
*old_crtc_state
)
14931 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
14933 intel_pipe_update_end(intel_crtc
, NULL
);
14937 * intel_plane_destroy - destroy a plane
14938 * @plane: plane to destroy
14940 * Common destruction function for all types of planes (primary, cursor,
14943 void intel_plane_destroy(struct drm_plane
*plane
)
14945 drm_plane_cleanup(plane
);
14946 kfree(to_intel_plane(plane
));
14949 const struct drm_plane_funcs intel_plane_funcs
= {
14950 .update_plane
= drm_atomic_helper_update_plane
,
14951 .disable_plane
= drm_atomic_helper_disable_plane
,
14952 .destroy
= intel_plane_destroy
,
14953 .set_property
= drm_atomic_helper_plane_set_property
,
14954 .atomic_get_property
= intel_plane_atomic_get_property
,
14955 .atomic_set_property
= intel_plane_atomic_set_property
,
14956 .atomic_duplicate_state
= intel_plane_duplicate_state
,
14957 .atomic_destroy_state
= intel_plane_destroy_state
,
14960 static struct intel_plane
*
14961 intel_primary_plane_create(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
14963 struct intel_plane
*primary
= NULL
;
14964 struct intel_plane_state
*state
= NULL
;
14965 const uint32_t *intel_primary_formats
;
14966 unsigned int supported_rotations
;
14967 unsigned int num_formats
;
14970 primary
= kzalloc(sizeof(*primary
), GFP_KERNEL
);
14976 state
= intel_create_plane_state(&primary
->base
);
14982 primary
->base
.state
= &state
->base
;
14984 primary
->can_scale
= false;
14985 primary
->max_downscale
= 1;
14986 if (INTEL_GEN(dev_priv
) >= 9) {
14987 primary
->can_scale
= true;
14988 state
->scaler_id
= -1;
14990 primary
->pipe
= pipe
;
14992 * On gen2/3 only plane A can do FBC, but the panel fitter and LVDS
14993 * port is hooked to pipe B. Hence we want plane A feeding pipe B.
14995 if (HAS_FBC(dev_priv
) && INTEL_GEN(dev_priv
) < 4)
14996 primary
->plane
= (enum plane
) !pipe
;
14998 primary
->plane
= (enum plane
) pipe
;
14999 primary
->frontbuffer_bit
= INTEL_FRONTBUFFER_PRIMARY(pipe
);
15000 primary
->check_plane
= intel_check_primary_plane
;
15002 if (INTEL_GEN(dev_priv
) >= 9) {
15003 intel_primary_formats
= skl_primary_formats
;
15004 num_formats
= ARRAY_SIZE(skl_primary_formats
);
15006 primary
->update_plane
= skylake_update_primary_plane
;
15007 primary
->disable_plane
= skylake_disable_primary_plane
;
15008 } else if (HAS_PCH_SPLIT(dev_priv
)) {
15009 intel_primary_formats
= i965_primary_formats
;
15010 num_formats
= ARRAY_SIZE(i965_primary_formats
);
15012 primary
->update_plane
= ironlake_update_primary_plane
;
15013 primary
->disable_plane
= i9xx_disable_primary_plane
;
15014 } else if (INTEL_GEN(dev_priv
) >= 4) {
15015 intel_primary_formats
= i965_primary_formats
;
15016 num_formats
= ARRAY_SIZE(i965_primary_formats
);
15018 primary
->update_plane
= i9xx_update_primary_plane
;
15019 primary
->disable_plane
= i9xx_disable_primary_plane
;
15021 intel_primary_formats
= i8xx_primary_formats
;
15022 num_formats
= ARRAY_SIZE(i8xx_primary_formats
);
15024 primary
->update_plane
= i9xx_update_primary_plane
;
15025 primary
->disable_plane
= i9xx_disable_primary_plane
;
15028 if (INTEL_GEN(dev_priv
) >= 9)
15029 ret
= drm_universal_plane_init(&dev_priv
->drm
, &primary
->base
,
15030 0, &intel_plane_funcs
,
15031 intel_primary_formats
, num_formats
,
15032 DRM_PLANE_TYPE_PRIMARY
,
15033 "plane 1%c", pipe_name(pipe
));
15034 else if (INTEL_GEN(dev_priv
) >= 5 || IS_G4X(dev_priv
))
15035 ret
= drm_universal_plane_init(&dev_priv
->drm
, &primary
->base
,
15036 0, &intel_plane_funcs
,
15037 intel_primary_formats
, num_formats
,
15038 DRM_PLANE_TYPE_PRIMARY
,
15039 "primary %c", pipe_name(pipe
));
15041 ret
= drm_universal_plane_init(&dev_priv
->drm
, &primary
->base
,
15042 0, &intel_plane_funcs
,
15043 intel_primary_formats
, num_formats
,
15044 DRM_PLANE_TYPE_PRIMARY
,
15045 "plane %c", plane_name(primary
->plane
));
15049 if (INTEL_GEN(dev_priv
) >= 9) {
15050 supported_rotations
=
15051 DRM_ROTATE_0
| DRM_ROTATE_90
|
15052 DRM_ROTATE_180
| DRM_ROTATE_270
;
15053 } else if (IS_CHERRYVIEW(dev_priv
) && pipe
== PIPE_B
) {
15054 supported_rotations
=
15055 DRM_ROTATE_0
| DRM_ROTATE_180
|
15057 } else if (INTEL_GEN(dev_priv
) >= 4) {
15058 supported_rotations
=
15059 DRM_ROTATE_0
| DRM_ROTATE_180
;
15061 supported_rotations
= DRM_ROTATE_0
;
15064 if (INTEL_GEN(dev_priv
) >= 4)
15065 drm_plane_create_rotation_property(&primary
->base
,
15067 supported_rotations
);
15069 drm_plane_helper_add(&primary
->base
, &intel_plane_helper_funcs
);
15077 return ERR_PTR(ret
);
15081 intel_check_cursor_plane(struct drm_plane
*plane
,
15082 struct intel_crtc_state
*crtc_state
,
15083 struct intel_plane_state
*state
)
15085 struct drm_framebuffer
*fb
= state
->base
.fb
;
15086 struct drm_i915_gem_object
*obj
= intel_fb_obj(fb
);
15087 enum pipe pipe
= to_intel_plane(plane
)->pipe
;
15091 ret
= drm_plane_helper_check_state(&state
->base
,
15093 DRM_PLANE_HELPER_NO_SCALING
,
15094 DRM_PLANE_HELPER_NO_SCALING
,
15099 /* if we want to turn off the cursor ignore width and height */
15103 /* Check for which cursor types we support */
15104 if (!cursor_size_ok(to_i915(plane
->dev
), state
->base
.crtc_w
,
15105 state
->base
.crtc_h
)) {
15106 DRM_DEBUG("Cursor dimension %dx%d not supported\n",
15107 state
->base
.crtc_w
, state
->base
.crtc_h
);
15111 stride
= roundup_pow_of_two(state
->base
.crtc_w
) * 4;
15112 if (obj
->base
.size
< stride
* state
->base
.crtc_h
) {
15113 DRM_DEBUG_KMS("buffer is too small\n");
15117 if (fb
->modifier
[0] != DRM_FORMAT_MOD_NONE
) {
15118 DRM_DEBUG_KMS("cursor cannot be tiled\n");
15123 * There's something wrong with the cursor on CHV pipe C.
15124 * If it straddles the left edge of the screen then
15125 * moving it away from the edge or disabling it often
15126 * results in a pipe underrun, and often that can lead to
15127 * dead pipe (constant underrun reported, and it scans
15128 * out just a solid color). To recover from that, the
15129 * display power well must be turned off and on again.
15130 * Refuse the put the cursor into that compromised position.
15132 if (IS_CHERRYVIEW(to_i915(plane
->dev
)) && pipe
== PIPE_C
&&
15133 state
->base
.visible
&& state
->base
.crtc_x
< 0) {
15134 DRM_DEBUG_KMS("CHV cursor C not allowed to straddle the left screen edge\n");
15142 intel_disable_cursor_plane(struct drm_plane
*plane
,
15143 struct drm_crtc
*crtc
)
15145 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
15147 intel_crtc
->cursor_addr
= 0;
15148 intel_crtc_update_cursor(crtc
, NULL
);
15152 intel_update_cursor_plane(struct drm_plane
*plane
,
15153 const struct intel_crtc_state
*crtc_state
,
15154 const struct intel_plane_state
*state
)
15156 struct drm_crtc
*crtc
= crtc_state
->base
.crtc
;
15157 struct intel_crtc
*intel_crtc
= to_intel_crtc(crtc
);
15158 struct drm_i915_private
*dev_priv
= to_i915(plane
->dev
);
15159 struct drm_i915_gem_object
*obj
= intel_fb_obj(state
->base
.fb
);
15164 else if (!INTEL_INFO(dev_priv
)->cursor_needs_physical
)
15165 addr
= i915_gem_object_ggtt_offset(obj
, NULL
);
15167 addr
= obj
->phys_handle
->busaddr
;
15169 intel_crtc
->cursor_addr
= addr
;
15170 intel_crtc_update_cursor(crtc
, state
);
15173 static struct intel_plane
*
15174 intel_cursor_plane_create(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
15176 struct intel_plane
*cursor
= NULL
;
15177 struct intel_plane_state
*state
= NULL
;
15180 cursor
= kzalloc(sizeof(*cursor
), GFP_KERNEL
);
15186 state
= intel_create_plane_state(&cursor
->base
);
15192 cursor
->base
.state
= &state
->base
;
15194 cursor
->can_scale
= false;
15195 cursor
->max_downscale
= 1;
15196 cursor
->pipe
= pipe
;
15197 cursor
->plane
= pipe
;
15198 cursor
->frontbuffer_bit
= INTEL_FRONTBUFFER_CURSOR(pipe
);
15199 cursor
->check_plane
= intel_check_cursor_plane
;
15200 cursor
->update_plane
= intel_update_cursor_plane
;
15201 cursor
->disable_plane
= intel_disable_cursor_plane
;
15203 ret
= drm_universal_plane_init(&dev_priv
->drm
, &cursor
->base
,
15204 0, &intel_plane_funcs
,
15205 intel_cursor_formats
,
15206 ARRAY_SIZE(intel_cursor_formats
),
15207 DRM_PLANE_TYPE_CURSOR
,
15208 "cursor %c", pipe_name(pipe
));
15212 if (INTEL_GEN(dev_priv
) >= 4)
15213 drm_plane_create_rotation_property(&cursor
->base
,
15218 if (INTEL_GEN(dev_priv
) >= 9)
15219 state
->scaler_id
= -1;
15221 drm_plane_helper_add(&cursor
->base
, &intel_plane_helper_funcs
);
15229 return ERR_PTR(ret
);
15232 static void skl_init_scalers(struct drm_i915_private
*dev_priv
,
15233 struct intel_crtc
*crtc
,
15234 struct intel_crtc_state
*crtc_state
)
15236 struct intel_crtc_scaler_state
*scaler_state
=
15237 &crtc_state
->scaler_state
;
15240 for (i
= 0; i
< crtc
->num_scalers
; i
++) {
15241 struct intel_scaler
*scaler
= &scaler_state
->scalers
[i
];
15243 scaler
->in_use
= 0;
15244 scaler
->mode
= PS_SCALER_MODE_DYN
;
15247 scaler_state
->scaler_id
= -1;
15250 static int intel_crtc_init(struct drm_i915_private
*dev_priv
, enum pipe pipe
)
15252 struct intel_crtc
*intel_crtc
;
15253 struct intel_crtc_state
*crtc_state
= NULL
;
15254 struct intel_plane
*primary
= NULL
;
15255 struct intel_plane
*cursor
= NULL
;
15258 intel_crtc
= kzalloc(sizeof(*intel_crtc
), GFP_KERNEL
);
15262 crtc_state
= kzalloc(sizeof(*crtc_state
), GFP_KERNEL
);
15267 intel_crtc
->config
= crtc_state
;
15268 intel_crtc
->base
.state
= &crtc_state
->base
;
15269 crtc_state
->base
.crtc
= &intel_crtc
->base
;
15271 /* initialize shared scalers */
15272 if (INTEL_GEN(dev_priv
) >= 9) {
15273 if (pipe
== PIPE_C
)
15274 intel_crtc
->num_scalers
= 1;
15276 intel_crtc
->num_scalers
= SKL_NUM_SCALERS
;
15278 skl_init_scalers(dev_priv
, intel_crtc
, crtc_state
);
15281 primary
= intel_primary_plane_create(dev_priv
, pipe
);
15282 if (IS_ERR(primary
)) {
15283 ret
= PTR_ERR(primary
);
15287 for_each_sprite(dev_priv
, pipe
, sprite
) {
15288 struct intel_plane
*plane
;
15290 plane
= intel_sprite_plane_create(dev_priv
, pipe
, sprite
);
15291 if (IS_ERR(plane
)) {
15292 ret
= PTR_ERR(plane
);
15297 cursor
= intel_cursor_plane_create(dev_priv
, pipe
);
15298 if (IS_ERR(cursor
)) {
15299 ret
= PTR_ERR(cursor
);
15303 ret
= drm_crtc_init_with_planes(&dev_priv
->drm
, &intel_crtc
->base
,
15304 &primary
->base
, &cursor
->base
,
15306 "pipe %c", pipe_name(pipe
));
15310 intel_crtc
->pipe
= pipe
;
15311 intel_crtc
->plane
= primary
->plane
;
15313 intel_crtc
->cursor_base
= ~0;
15314 intel_crtc
->cursor_cntl
= ~0;
15315 intel_crtc
->cursor_size
= ~0;
15317 intel_crtc
->wm
.cxsr_allowed
= true;
15319 BUG_ON(pipe
>= ARRAY_SIZE(dev_priv
->plane_to_crtc_mapping
) ||
15320 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] != NULL
);
15321 dev_priv
->plane_to_crtc_mapping
[intel_crtc
->plane
] = intel_crtc
;
15322 dev_priv
->pipe_to_crtc_mapping
[intel_crtc
->pipe
] = intel_crtc
;
15324 drm_crtc_helper_add(&intel_crtc
->base
, &intel_helper_funcs
);
15326 intel_color_init(&intel_crtc
->base
);
15328 WARN_ON(drm_crtc_index(&intel_crtc
->base
) != intel_crtc
->pipe
);
15334 * drm_mode_config_cleanup() will free up any
15335 * crtcs/planes already initialized.
15343 enum pipe
intel_get_pipe_from_connector(struct intel_connector
*connector
)
15345 struct drm_encoder
*encoder
= connector
->base
.encoder
;
15346 struct drm_device
*dev
= connector
->base
.dev
;
15348 WARN_ON(!drm_modeset_is_locked(&dev
->mode_config
.connection_mutex
));
15350 if (!encoder
|| WARN_ON(!encoder
->crtc
))
15351 return INVALID_PIPE
;
15353 return to_intel_crtc(encoder
->crtc
)->pipe
;
15356 int intel_get_pipe_from_crtc_id(struct drm_device
*dev
, void *data
,
15357 struct drm_file
*file
)
15359 struct drm_i915_get_pipe_from_crtc_id
*pipe_from_crtc_id
= data
;
15360 struct drm_crtc
*drmmode_crtc
;
15361 struct intel_crtc
*crtc
;
15363 drmmode_crtc
= drm_crtc_find(dev
, pipe_from_crtc_id
->crtc_id
);
15367 crtc
= to_intel_crtc(drmmode_crtc
);
15368 pipe_from_crtc_id
->pipe
= crtc
->pipe
;
15373 static int intel_encoder_clones(struct intel_encoder
*encoder
)
15375 struct drm_device
*dev
= encoder
->base
.dev
;
15376 struct intel_encoder
*source_encoder
;
15377 int index_mask
= 0;
15380 for_each_intel_encoder(dev
, source_encoder
) {
15381 if (encoders_cloneable(encoder
, source_encoder
))
15382 index_mask
|= (1 << entry
);
15390 static bool has_edp_a(struct drm_i915_private
*dev_priv
)
15392 if (!IS_MOBILE(dev_priv
))
15395 if ((I915_READ(DP_A
) & DP_DETECTED
) == 0)
15398 if (IS_GEN5(dev_priv
) && (I915_READ(FUSE_STRAP
) & ILK_eDP_A_DISABLE
))
15404 static bool intel_crt_present(struct drm_i915_private
*dev_priv
)
15406 if (INTEL_GEN(dev_priv
) >= 9)
15409 if (IS_HSW_ULT(dev_priv
) || IS_BDW_ULT(dev_priv
))
15412 if (IS_CHERRYVIEW(dev_priv
))
15415 if (HAS_PCH_LPT_H(dev_priv
) &&
15416 I915_READ(SFUSE_STRAP
) & SFUSE_STRAP_CRT_DISABLED
)
15419 /* DDI E can't be used if DDI A requires 4 lanes */
15420 if (HAS_DDI(dev_priv
) && I915_READ(DDI_BUF_CTL(PORT_A
)) & DDI_A_4_LANES
)
15423 if (!dev_priv
->vbt
.int_crt_support
)
15429 void intel_pps_unlock_regs_wa(struct drm_i915_private
*dev_priv
)
15434 if (HAS_DDI(dev_priv
))
15437 * This w/a is needed at least on CPT/PPT, but to be sure apply it
15438 * everywhere where registers can be write protected.
15440 if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
15445 for (pps_idx
= 0; pps_idx
< pps_num
; pps_idx
++) {
15446 u32 val
= I915_READ(PP_CONTROL(pps_idx
));
15448 val
= (val
& ~PANEL_UNLOCK_MASK
) | PANEL_UNLOCK_REGS
;
15449 I915_WRITE(PP_CONTROL(pps_idx
), val
);
15453 static void intel_pps_init(struct drm_i915_private
*dev_priv
)
15455 if (HAS_PCH_SPLIT(dev_priv
) || IS_BROXTON(dev_priv
))
15456 dev_priv
->pps_mmio_base
= PCH_PPS_BASE
;
15457 else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
15458 dev_priv
->pps_mmio_base
= VLV_PPS_BASE
;
15460 dev_priv
->pps_mmio_base
= PPS_BASE
;
15462 intel_pps_unlock_regs_wa(dev_priv
);
15465 static void intel_setup_outputs(struct drm_device
*dev
)
15467 struct drm_i915_private
*dev_priv
= to_i915(dev
);
15468 struct intel_encoder
*encoder
;
15469 bool dpd_is_edp
= false;
15471 intel_pps_init(dev_priv
);
15474 * intel_edp_init_connector() depends on this completing first, to
15475 * prevent the registeration of both eDP and LVDS and the incorrect
15476 * sharing of the PPS.
15478 intel_lvds_init(dev
);
15480 if (intel_crt_present(dev_priv
))
15481 intel_crt_init(dev
);
15483 if (IS_BROXTON(dev_priv
)) {
15485 * FIXME: Broxton doesn't support port detection via the
15486 * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to
15487 * detect the ports.
15489 intel_ddi_init(dev
, PORT_A
);
15490 intel_ddi_init(dev
, PORT_B
);
15491 intel_ddi_init(dev
, PORT_C
);
15493 intel_dsi_init(dev
);
15494 } else if (HAS_DDI(dev_priv
)) {
15498 * Haswell uses DDI functions to detect digital outputs.
15499 * On SKL pre-D0 the strap isn't connected, so we assume
15502 found
= I915_READ(DDI_BUF_CTL(PORT_A
)) & DDI_INIT_DISPLAY_DETECTED
;
15503 /* WaIgnoreDDIAStrap: skl */
15504 if (found
|| IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
))
15505 intel_ddi_init(dev
, PORT_A
);
15507 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
15509 found
= I915_READ(SFUSE_STRAP
);
15511 if (found
& SFUSE_STRAP_DDIB_DETECTED
)
15512 intel_ddi_init(dev
, PORT_B
);
15513 if (found
& SFUSE_STRAP_DDIC_DETECTED
)
15514 intel_ddi_init(dev
, PORT_C
);
15515 if (found
& SFUSE_STRAP_DDID_DETECTED
)
15516 intel_ddi_init(dev
, PORT_D
);
15518 * On SKL we don't have a way to detect DDI-E so we rely on VBT.
15520 if ((IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
)) &&
15521 (dev_priv
->vbt
.ddi_port_info
[PORT_E
].supports_dp
||
15522 dev_priv
->vbt
.ddi_port_info
[PORT_E
].supports_dvi
||
15523 dev_priv
->vbt
.ddi_port_info
[PORT_E
].supports_hdmi
))
15524 intel_ddi_init(dev
, PORT_E
);
15526 } else if (HAS_PCH_SPLIT(dev_priv
)) {
15528 dpd_is_edp
= intel_dp_is_edp(dev_priv
, PORT_D
);
15530 if (has_edp_a(dev_priv
))
15531 intel_dp_init(dev
, DP_A
, PORT_A
);
15533 if (I915_READ(PCH_HDMIB
) & SDVO_DETECTED
) {
15534 /* PCH SDVOB multiplex with HDMIB */
15535 found
= intel_sdvo_init(dev
, PCH_SDVOB
, PORT_B
);
15537 intel_hdmi_init(dev
, PCH_HDMIB
, PORT_B
);
15538 if (!found
&& (I915_READ(PCH_DP_B
) & DP_DETECTED
))
15539 intel_dp_init(dev
, PCH_DP_B
, PORT_B
);
15542 if (I915_READ(PCH_HDMIC
) & SDVO_DETECTED
)
15543 intel_hdmi_init(dev
, PCH_HDMIC
, PORT_C
);
15545 if (!dpd_is_edp
&& I915_READ(PCH_HDMID
) & SDVO_DETECTED
)
15546 intel_hdmi_init(dev
, PCH_HDMID
, PORT_D
);
15548 if (I915_READ(PCH_DP_C
) & DP_DETECTED
)
15549 intel_dp_init(dev
, PCH_DP_C
, PORT_C
);
15551 if (I915_READ(PCH_DP_D
) & DP_DETECTED
)
15552 intel_dp_init(dev
, PCH_DP_D
, PORT_D
);
15553 } else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) {
15554 bool has_edp
, has_port
;
15557 * The DP_DETECTED bit is the latched state of the DDC
15558 * SDA pin at boot. However since eDP doesn't require DDC
15559 * (no way to plug in a DP->HDMI dongle) the DDC pins for
15560 * eDP ports may have been muxed to an alternate function.
15561 * Thus we can't rely on the DP_DETECTED bit alone to detect
15562 * eDP ports. Consult the VBT as well as DP_DETECTED to
15563 * detect eDP ports.
15565 * Sadly the straps seem to be missing sometimes even for HDMI
15566 * ports (eg. on Voyo V3 - CHT x7-Z8700), so check both strap
15567 * and VBT for the presence of the port. Additionally we can't
15568 * trust the port type the VBT declares as we've seen at least
15569 * HDMI ports that the VBT claim are DP or eDP.
15571 has_edp
= intel_dp_is_edp(dev_priv
, PORT_B
);
15572 has_port
= intel_bios_is_port_present(dev_priv
, PORT_B
);
15573 if (I915_READ(VLV_DP_B
) & DP_DETECTED
|| has_port
)
15574 has_edp
&= intel_dp_init(dev
, VLV_DP_B
, PORT_B
);
15575 if ((I915_READ(VLV_HDMIB
) & SDVO_DETECTED
|| has_port
) && !has_edp
)
15576 intel_hdmi_init(dev
, VLV_HDMIB
, PORT_B
);
15578 has_edp
= intel_dp_is_edp(dev_priv
, PORT_C
);
15579 has_port
= intel_bios_is_port_present(dev_priv
, PORT_C
);
15580 if (I915_READ(VLV_DP_C
) & DP_DETECTED
|| has_port
)
15581 has_edp
&= intel_dp_init(dev
, VLV_DP_C
, PORT_C
);
15582 if ((I915_READ(VLV_HDMIC
) & SDVO_DETECTED
|| has_port
) && !has_edp
)
15583 intel_hdmi_init(dev
, VLV_HDMIC
, PORT_C
);
15585 if (IS_CHERRYVIEW(dev_priv
)) {
15587 * eDP not supported on port D,
15588 * so no need to worry about it
15590 has_port
= intel_bios_is_port_present(dev_priv
, PORT_D
);
15591 if (I915_READ(CHV_DP_D
) & DP_DETECTED
|| has_port
)
15592 intel_dp_init(dev
, CHV_DP_D
, PORT_D
);
15593 if (I915_READ(CHV_HDMID
) & SDVO_DETECTED
|| has_port
)
15594 intel_hdmi_init(dev
, CHV_HDMID
, PORT_D
);
15597 intel_dsi_init(dev
);
15598 } else if (!IS_GEN2(dev_priv
) && !IS_PINEVIEW(dev_priv
)) {
15599 bool found
= false;
15601 if (I915_READ(GEN3_SDVOB
) & SDVO_DETECTED
) {
15602 DRM_DEBUG_KMS("probing SDVOB\n");
15603 found
= intel_sdvo_init(dev
, GEN3_SDVOB
, PORT_B
);
15604 if (!found
&& IS_G4X(dev_priv
)) {
15605 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
15606 intel_hdmi_init(dev
, GEN4_HDMIB
, PORT_B
);
15609 if (!found
&& IS_G4X(dev_priv
))
15610 intel_dp_init(dev
, DP_B
, PORT_B
);
15613 /* Before G4X SDVOC doesn't have its own detect register */
15615 if (I915_READ(GEN3_SDVOB
) & SDVO_DETECTED
) {
15616 DRM_DEBUG_KMS("probing SDVOC\n");
15617 found
= intel_sdvo_init(dev
, GEN3_SDVOC
, PORT_C
);
15620 if (!found
&& (I915_READ(GEN3_SDVOC
) & SDVO_DETECTED
)) {
15622 if (IS_G4X(dev_priv
)) {
15623 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
15624 intel_hdmi_init(dev
, GEN4_HDMIC
, PORT_C
);
15626 if (IS_G4X(dev_priv
))
15627 intel_dp_init(dev
, DP_C
, PORT_C
);
15630 if (IS_G4X(dev_priv
) && (I915_READ(DP_D
) & DP_DETECTED
))
15631 intel_dp_init(dev
, DP_D
, PORT_D
);
15632 } else if (IS_GEN2(dev_priv
))
15633 intel_dvo_init(dev
);
15635 if (SUPPORTS_TV(dev_priv
))
15636 intel_tv_init(dev
);
15638 intel_psr_init(dev
);
15640 for_each_intel_encoder(dev
, encoder
) {
15641 encoder
->base
.possible_crtcs
= encoder
->crtc_mask
;
15642 encoder
->base
.possible_clones
=
15643 intel_encoder_clones(encoder
);
15646 intel_init_pch_refclk(dev
);
15648 drm_helper_move_panel_connectors_to_head(dev
);
15651 static void intel_user_framebuffer_destroy(struct drm_framebuffer
*fb
)
15653 struct drm_device
*dev
= fb
->dev
;
15654 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
15656 drm_framebuffer_cleanup(fb
);
15657 mutex_lock(&dev
->struct_mutex
);
15658 WARN_ON(!intel_fb
->obj
->framebuffer_references
--);
15659 i915_gem_object_put(intel_fb
->obj
);
15660 mutex_unlock(&dev
->struct_mutex
);
15664 static int intel_user_framebuffer_create_handle(struct drm_framebuffer
*fb
,
15665 struct drm_file
*file
,
15666 unsigned int *handle
)
15668 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
15669 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
15671 if (obj
->userptr
.mm
) {
15672 DRM_DEBUG("attempting to use a userptr for a framebuffer, denied\n");
15676 return drm_gem_handle_create(file
, &obj
->base
, handle
);
15679 static int intel_user_framebuffer_dirty(struct drm_framebuffer
*fb
,
15680 struct drm_file
*file
,
15681 unsigned flags
, unsigned color
,
15682 struct drm_clip_rect
*clips
,
15683 unsigned num_clips
)
15685 struct drm_device
*dev
= fb
->dev
;
15686 struct intel_framebuffer
*intel_fb
= to_intel_framebuffer(fb
);
15687 struct drm_i915_gem_object
*obj
= intel_fb
->obj
;
15689 mutex_lock(&dev
->struct_mutex
);
15690 intel_fb_obj_flush(obj
, false, ORIGIN_DIRTYFB
);
15691 mutex_unlock(&dev
->struct_mutex
);
15696 static const struct drm_framebuffer_funcs intel_fb_funcs
= {
15697 .destroy
= intel_user_framebuffer_destroy
,
15698 .create_handle
= intel_user_framebuffer_create_handle
,
15699 .dirty
= intel_user_framebuffer_dirty
,
15703 u32
intel_fb_pitch_limit(struct drm_i915_private
*dev_priv
,
15704 uint64_t fb_modifier
, uint32_t pixel_format
)
15706 u32 gen
= INTEL_INFO(dev_priv
)->gen
;
15709 int cpp
= drm_format_plane_cpp(pixel_format
, 0);
15711 /* "The stride in bytes must not exceed the of the size of 8K
15712 * pixels and 32K bytes."
15714 return min(8192 * cpp
, 32768);
15715 } else if (gen
>= 5 && !IS_VALLEYVIEW(dev_priv
) &&
15716 !IS_CHERRYVIEW(dev_priv
)) {
15718 } else if (gen
>= 4) {
15719 if (fb_modifier
== I915_FORMAT_MOD_X_TILED
)
15723 } else if (gen
>= 3) {
15724 if (fb_modifier
== I915_FORMAT_MOD_X_TILED
)
15729 /* XXX DSPC is limited to 4k tiled */
15734 static int intel_framebuffer_init(struct drm_device
*dev
,
15735 struct intel_framebuffer
*intel_fb
,
15736 struct drm_mode_fb_cmd2
*mode_cmd
,
15737 struct drm_i915_gem_object
*obj
)
15739 struct drm_i915_private
*dev_priv
= to_i915(dev
);
15740 unsigned int tiling
= i915_gem_object_get_tiling(obj
);
15742 u32 pitch_limit
, stride_alignment
;
15743 struct drm_format_name_buf format_name
;
15745 WARN_ON(!mutex_is_locked(&dev
->struct_mutex
));
15747 if (mode_cmd
->flags
& DRM_MODE_FB_MODIFIERS
) {
15749 * If there's a fence, enforce that
15750 * the fb modifier and tiling mode match.
15752 if (tiling
!= I915_TILING_NONE
&&
15753 tiling
!= intel_fb_modifier_to_tiling(mode_cmd
->modifier
[0])) {
15754 DRM_DEBUG("tiling_mode doesn't match fb modifier\n");
15758 if (tiling
== I915_TILING_X
) {
15759 mode_cmd
->modifier
[0] = I915_FORMAT_MOD_X_TILED
;
15760 } else if (tiling
== I915_TILING_Y
) {
15761 DRM_DEBUG("No Y tiling for legacy addfb\n");
15766 /* Passed in modifier sanity checking. */
15767 switch (mode_cmd
->modifier
[0]) {
15768 case I915_FORMAT_MOD_Y_TILED
:
15769 case I915_FORMAT_MOD_Yf_TILED
:
15770 if (INTEL_GEN(dev_priv
) < 9) {
15771 DRM_DEBUG("Unsupported tiling 0x%llx!\n",
15772 mode_cmd
->modifier
[0]);
15775 case DRM_FORMAT_MOD_NONE
:
15776 case I915_FORMAT_MOD_X_TILED
:
15779 DRM_DEBUG("Unsupported fb modifier 0x%llx!\n",
15780 mode_cmd
->modifier
[0]);
15785 * gen2/3 display engine uses the fence if present,
15786 * so the tiling mode must match the fb modifier exactly.
15788 if (INTEL_INFO(dev_priv
)->gen
< 4 &&
15789 tiling
!= intel_fb_modifier_to_tiling(mode_cmd
->modifier
[0])) {
15790 DRM_DEBUG("tiling_mode must match fb modifier exactly on gen2/3\n");
15794 stride_alignment
= intel_fb_stride_alignment(dev_priv
,
15795 mode_cmd
->modifier
[0],
15796 mode_cmd
->pixel_format
);
15797 if (mode_cmd
->pitches
[0] & (stride_alignment
- 1)) {
15798 DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n",
15799 mode_cmd
->pitches
[0], stride_alignment
);
15803 pitch_limit
= intel_fb_pitch_limit(dev_priv
, mode_cmd
->modifier
[0],
15804 mode_cmd
->pixel_format
);
15805 if (mode_cmd
->pitches
[0] > pitch_limit
) {
15806 DRM_DEBUG("%s pitch (%u) must be at less than %d\n",
15807 mode_cmd
->modifier
[0] != DRM_FORMAT_MOD_NONE
?
15808 "tiled" : "linear",
15809 mode_cmd
->pitches
[0], pitch_limit
);
15814 * If there's a fence, enforce that
15815 * the fb pitch and fence stride match.
15817 if (tiling
!= I915_TILING_NONE
&&
15818 mode_cmd
->pitches
[0] != i915_gem_object_get_stride(obj
)) {
15819 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
15820 mode_cmd
->pitches
[0],
15821 i915_gem_object_get_stride(obj
));
15825 /* Reject formats not supported by any plane early. */
15826 switch (mode_cmd
->pixel_format
) {
15827 case DRM_FORMAT_C8
:
15828 case DRM_FORMAT_RGB565
:
15829 case DRM_FORMAT_XRGB8888
:
15830 case DRM_FORMAT_ARGB8888
:
15832 case DRM_FORMAT_XRGB1555
:
15833 if (INTEL_GEN(dev_priv
) > 3) {
15834 DRM_DEBUG("unsupported pixel format: %s\n",
15835 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15839 case DRM_FORMAT_ABGR8888
:
15840 if (!IS_VALLEYVIEW(dev_priv
) && !IS_CHERRYVIEW(dev_priv
) &&
15841 INTEL_GEN(dev_priv
) < 9) {
15842 DRM_DEBUG("unsupported pixel format: %s\n",
15843 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15847 case DRM_FORMAT_XBGR8888
:
15848 case DRM_FORMAT_XRGB2101010
:
15849 case DRM_FORMAT_XBGR2101010
:
15850 if (INTEL_GEN(dev_priv
) < 4) {
15851 DRM_DEBUG("unsupported pixel format: %s\n",
15852 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15856 case DRM_FORMAT_ABGR2101010
:
15857 if (!IS_VALLEYVIEW(dev_priv
) && !IS_CHERRYVIEW(dev_priv
)) {
15858 DRM_DEBUG("unsupported pixel format: %s\n",
15859 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15863 case DRM_FORMAT_YUYV
:
15864 case DRM_FORMAT_UYVY
:
15865 case DRM_FORMAT_YVYU
:
15866 case DRM_FORMAT_VYUY
:
15867 if (INTEL_GEN(dev_priv
) < 5) {
15868 DRM_DEBUG("unsupported pixel format: %s\n",
15869 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15874 DRM_DEBUG("unsupported pixel format: %s\n",
15875 drm_get_format_name(mode_cmd
->pixel_format
, &format_name
));
15879 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
15880 if (mode_cmd
->offsets
[0] != 0)
15883 drm_helper_mode_fill_fb_struct(&intel_fb
->base
, mode_cmd
);
15884 intel_fb
->obj
= obj
;
15886 ret
= intel_fill_fb_info(dev_priv
, &intel_fb
->base
);
15890 ret
= drm_framebuffer_init(dev
, &intel_fb
->base
, &intel_fb_funcs
);
15892 DRM_ERROR("framebuffer init failed %d\n", ret
);
15896 intel_fb
->obj
->framebuffer_references
++;
15901 static struct drm_framebuffer
*
15902 intel_user_framebuffer_create(struct drm_device
*dev
,
15903 struct drm_file
*filp
,
15904 const struct drm_mode_fb_cmd2
*user_mode_cmd
)
15906 struct drm_framebuffer
*fb
;
15907 struct drm_i915_gem_object
*obj
;
15908 struct drm_mode_fb_cmd2 mode_cmd
= *user_mode_cmd
;
15910 obj
= i915_gem_object_lookup(filp
, mode_cmd
.handles
[0]);
15912 return ERR_PTR(-ENOENT
);
15914 fb
= intel_framebuffer_create(dev
, &mode_cmd
, obj
);
15916 i915_gem_object_put(obj
);
15921 static const struct drm_mode_config_funcs intel_mode_funcs
= {
15922 .fb_create
= intel_user_framebuffer_create
,
15923 .output_poll_changed
= intel_fbdev_output_poll_changed
,
15924 .atomic_check
= intel_atomic_check
,
15925 .atomic_commit
= intel_atomic_commit
,
15926 .atomic_state_alloc
= intel_atomic_state_alloc
,
15927 .atomic_state_clear
= intel_atomic_state_clear
,
15931 * intel_init_display_hooks - initialize the display modesetting hooks
15932 * @dev_priv: device private
15934 void intel_init_display_hooks(struct drm_i915_private
*dev_priv
)
15936 if (INTEL_INFO(dev_priv
)->gen
>= 9) {
15937 dev_priv
->display
.get_pipe_config
= haswell_get_pipe_config
;
15938 dev_priv
->display
.get_initial_plane_config
=
15939 skylake_get_initial_plane_config
;
15940 dev_priv
->display
.crtc_compute_clock
=
15941 haswell_crtc_compute_clock
;
15942 dev_priv
->display
.crtc_enable
= haswell_crtc_enable
;
15943 dev_priv
->display
.crtc_disable
= haswell_crtc_disable
;
15944 } else if (HAS_DDI(dev_priv
)) {
15945 dev_priv
->display
.get_pipe_config
= haswell_get_pipe_config
;
15946 dev_priv
->display
.get_initial_plane_config
=
15947 ironlake_get_initial_plane_config
;
15948 dev_priv
->display
.crtc_compute_clock
=
15949 haswell_crtc_compute_clock
;
15950 dev_priv
->display
.crtc_enable
= haswell_crtc_enable
;
15951 dev_priv
->display
.crtc_disable
= haswell_crtc_disable
;
15952 } else if (HAS_PCH_SPLIT(dev_priv
)) {
15953 dev_priv
->display
.get_pipe_config
= ironlake_get_pipe_config
;
15954 dev_priv
->display
.get_initial_plane_config
=
15955 ironlake_get_initial_plane_config
;
15956 dev_priv
->display
.crtc_compute_clock
=
15957 ironlake_crtc_compute_clock
;
15958 dev_priv
->display
.crtc_enable
= ironlake_crtc_enable
;
15959 dev_priv
->display
.crtc_disable
= ironlake_crtc_disable
;
15960 } else if (IS_CHERRYVIEW(dev_priv
)) {
15961 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15962 dev_priv
->display
.get_initial_plane_config
=
15963 i9xx_get_initial_plane_config
;
15964 dev_priv
->display
.crtc_compute_clock
= chv_crtc_compute_clock
;
15965 dev_priv
->display
.crtc_enable
= valleyview_crtc_enable
;
15966 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
15967 } else if (IS_VALLEYVIEW(dev_priv
)) {
15968 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15969 dev_priv
->display
.get_initial_plane_config
=
15970 i9xx_get_initial_plane_config
;
15971 dev_priv
->display
.crtc_compute_clock
= vlv_crtc_compute_clock
;
15972 dev_priv
->display
.crtc_enable
= valleyview_crtc_enable
;
15973 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
15974 } else if (IS_G4X(dev_priv
)) {
15975 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15976 dev_priv
->display
.get_initial_plane_config
=
15977 i9xx_get_initial_plane_config
;
15978 dev_priv
->display
.crtc_compute_clock
= g4x_crtc_compute_clock
;
15979 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
15980 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
15981 } else if (IS_PINEVIEW(dev_priv
)) {
15982 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15983 dev_priv
->display
.get_initial_plane_config
=
15984 i9xx_get_initial_plane_config
;
15985 dev_priv
->display
.crtc_compute_clock
= pnv_crtc_compute_clock
;
15986 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
15987 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
15988 } else if (!IS_GEN2(dev_priv
)) {
15989 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15990 dev_priv
->display
.get_initial_plane_config
=
15991 i9xx_get_initial_plane_config
;
15992 dev_priv
->display
.crtc_compute_clock
= i9xx_crtc_compute_clock
;
15993 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
15994 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
15996 dev_priv
->display
.get_pipe_config
= i9xx_get_pipe_config
;
15997 dev_priv
->display
.get_initial_plane_config
=
15998 i9xx_get_initial_plane_config
;
15999 dev_priv
->display
.crtc_compute_clock
= i8xx_crtc_compute_clock
;
16000 dev_priv
->display
.crtc_enable
= i9xx_crtc_enable
;
16001 dev_priv
->display
.crtc_disable
= i9xx_crtc_disable
;
16004 /* Returns the core display clock speed */
16005 if (IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
))
16006 dev_priv
->display
.get_display_clock_speed
=
16007 skylake_get_display_clock_speed
;
16008 else if (IS_BROXTON(dev_priv
))
16009 dev_priv
->display
.get_display_clock_speed
=
16010 broxton_get_display_clock_speed
;
16011 else if (IS_BROADWELL(dev_priv
))
16012 dev_priv
->display
.get_display_clock_speed
=
16013 broadwell_get_display_clock_speed
;
16014 else if (IS_HASWELL(dev_priv
))
16015 dev_priv
->display
.get_display_clock_speed
=
16016 haswell_get_display_clock_speed
;
16017 else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
16018 dev_priv
->display
.get_display_clock_speed
=
16019 valleyview_get_display_clock_speed
;
16020 else if (IS_GEN5(dev_priv
))
16021 dev_priv
->display
.get_display_clock_speed
=
16022 ilk_get_display_clock_speed
;
16023 else if (IS_I945G(dev_priv
) || IS_BROADWATER(dev_priv
) ||
16024 IS_GEN6(dev_priv
) || IS_IVYBRIDGE(dev_priv
))
16025 dev_priv
->display
.get_display_clock_speed
=
16026 i945_get_display_clock_speed
;
16027 else if (IS_GM45(dev_priv
))
16028 dev_priv
->display
.get_display_clock_speed
=
16029 gm45_get_display_clock_speed
;
16030 else if (IS_CRESTLINE(dev_priv
))
16031 dev_priv
->display
.get_display_clock_speed
=
16032 i965gm_get_display_clock_speed
;
16033 else if (IS_PINEVIEW(dev_priv
))
16034 dev_priv
->display
.get_display_clock_speed
=
16035 pnv_get_display_clock_speed
;
16036 else if (IS_G33(dev_priv
) || IS_G4X(dev_priv
))
16037 dev_priv
->display
.get_display_clock_speed
=
16038 g33_get_display_clock_speed
;
16039 else if (IS_I915G(dev_priv
))
16040 dev_priv
->display
.get_display_clock_speed
=
16041 i915_get_display_clock_speed
;
16042 else if (IS_I945GM(dev_priv
) || IS_845G(dev_priv
))
16043 dev_priv
->display
.get_display_clock_speed
=
16044 i9xx_misc_get_display_clock_speed
;
16045 else if (IS_I915GM(dev_priv
))
16046 dev_priv
->display
.get_display_clock_speed
=
16047 i915gm_get_display_clock_speed
;
16048 else if (IS_I865G(dev_priv
))
16049 dev_priv
->display
.get_display_clock_speed
=
16050 i865_get_display_clock_speed
;
16051 else if (IS_I85X(dev_priv
))
16052 dev_priv
->display
.get_display_clock_speed
=
16053 i85x_get_display_clock_speed
;
16055 WARN(!IS_I830(dev_priv
), "Unknown platform. Assuming 133 MHz CDCLK\n");
16056 dev_priv
->display
.get_display_clock_speed
=
16057 i830_get_display_clock_speed
;
16060 if (IS_GEN5(dev_priv
)) {
16061 dev_priv
->display
.fdi_link_train
= ironlake_fdi_link_train
;
16062 } else if (IS_GEN6(dev_priv
)) {
16063 dev_priv
->display
.fdi_link_train
= gen6_fdi_link_train
;
16064 } else if (IS_IVYBRIDGE(dev_priv
)) {
16065 /* FIXME: detect B0+ stepping and use auto training */
16066 dev_priv
->display
.fdi_link_train
= ivb_manual_fdi_link_train
;
16067 } else if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
)) {
16068 dev_priv
->display
.fdi_link_train
= hsw_fdi_link_train
;
16071 if (IS_BROADWELL(dev_priv
)) {
16072 dev_priv
->display
.modeset_commit_cdclk
=
16073 broadwell_modeset_commit_cdclk
;
16074 dev_priv
->display
.modeset_calc_cdclk
=
16075 broadwell_modeset_calc_cdclk
;
16076 } else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
)) {
16077 dev_priv
->display
.modeset_commit_cdclk
=
16078 valleyview_modeset_commit_cdclk
;
16079 dev_priv
->display
.modeset_calc_cdclk
=
16080 valleyview_modeset_calc_cdclk
;
16081 } else if (IS_BROXTON(dev_priv
)) {
16082 dev_priv
->display
.modeset_commit_cdclk
=
16083 bxt_modeset_commit_cdclk
;
16084 dev_priv
->display
.modeset_calc_cdclk
=
16085 bxt_modeset_calc_cdclk
;
16086 } else if (IS_SKYLAKE(dev_priv
) || IS_KABYLAKE(dev_priv
)) {
16087 dev_priv
->display
.modeset_commit_cdclk
=
16088 skl_modeset_commit_cdclk
;
16089 dev_priv
->display
.modeset_calc_cdclk
=
16090 skl_modeset_calc_cdclk
;
16093 if (dev_priv
->info
.gen
>= 9)
16094 dev_priv
->display
.update_crtcs
= skl_update_crtcs
;
16096 dev_priv
->display
.update_crtcs
= intel_update_crtcs
;
16098 switch (INTEL_INFO(dev_priv
)->gen
) {
16100 dev_priv
->display
.queue_flip
= intel_gen2_queue_flip
;
16104 dev_priv
->display
.queue_flip
= intel_gen3_queue_flip
;
16109 dev_priv
->display
.queue_flip
= intel_gen4_queue_flip
;
16113 dev_priv
->display
.queue_flip
= intel_gen6_queue_flip
;
16116 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
16117 dev_priv
->display
.queue_flip
= intel_gen7_queue_flip
;
16120 /* Drop through - unsupported since execlist only. */
16122 /* Default just returns -ENODEV to indicate unsupported */
16123 dev_priv
->display
.queue_flip
= intel_default_queue_flip
;
16128 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
16129 * resume, or other times. This quirk makes sure that's the case for
16130 * affected systems.
16132 static void quirk_pipea_force(struct drm_device
*dev
)
16134 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16136 dev_priv
->quirks
|= QUIRK_PIPEA_FORCE
;
16137 DRM_INFO("applying pipe a force quirk\n");
16140 static void quirk_pipeb_force(struct drm_device
*dev
)
16142 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16144 dev_priv
->quirks
|= QUIRK_PIPEB_FORCE
;
16145 DRM_INFO("applying pipe b force quirk\n");
16149 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
16151 static void quirk_ssc_force_disable(struct drm_device
*dev
)
16153 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16154 dev_priv
->quirks
|= QUIRK_LVDS_SSC_DISABLE
;
16155 DRM_INFO("applying lvds SSC disable quirk\n");
16159 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
16162 static void quirk_invert_brightness(struct drm_device
*dev
)
16164 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16165 dev_priv
->quirks
|= QUIRK_INVERT_BRIGHTNESS
;
16166 DRM_INFO("applying inverted panel brightness quirk\n");
16169 /* Some VBT's incorrectly indicate no backlight is present */
16170 static void quirk_backlight_present(struct drm_device
*dev
)
16172 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16173 dev_priv
->quirks
|= QUIRK_BACKLIGHT_PRESENT
;
16174 DRM_INFO("applying backlight present quirk\n");
16177 struct intel_quirk
{
16179 int subsystem_vendor
;
16180 int subsystem_device
;
16181 void (*hook
)(struct drm_device
*dev
);
16184 /* For systems that don't have a meaningful PCI subdevice/subvendor ID */
16185 struct intel_dmi_quirk
{
16186 void (*hook
)(struct drm_device
*dev
);
16187 const struct dmi_system_id (*dmi_id_list
)[];
16190 static int intel_dmi_reverse_brightness(const struct dmi_system_id
*id
)
16192 DRM_INFO("Backlight polarity reversed on %s\n", id
->ident
);
16196 static const struct intel_dmi_quirk intel_dmi_quirks
[] = {
16198 .dmi_id_list
= &(const struct dmi_system_id
[]) {
16200 .callback
= intel_dmi_reverse_brightness
,
16201 .ident
= "NCR Corporation",
16202 .matches
= {DMI_MATCH(DMI_SYS_VENDOR
, "NCR Corporation"),
16203 DMI_MATCH(DMI_PRODUCT_NAME
, ""),
16206 { } /* terminating entry */
16208 .hook
= quirk_invert_brightness
,
16212 static struct intel_quirk intel_quirks
[] = {
16213 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
16214 { 0x2592, 0x1179, 0x0001, quirk_pipea_force
},
16216 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
16217 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force
},
16219 /* 830 needs to leave pipe A & dpll A up */
16220 { 0x3577, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipea_force
},
16222 /* 830 needs to leave pipe B & dpll B up */
16223 { 0x3577, PCI_ANY_ID
, PCI_ANY_ID
, quirk_pipeb_force
},
16225 /* Lenovo U160 cannot use SSC on LVDS */
16226 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable
},
16228 /* Sony Vaio Y cannot use SSC on LVDS */
16229 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable
},
16231 /* Acer Aspire 5734Z must invert backlight brightness */
16232 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness
},
16234 /* Acer/eMachines G725 */
16235 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness
},
16237 /* Acer/eMachines e725 */
16238 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness
},
16240 /* Acer/Packard Bell NCL20 */
16241 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness
},
16243 /* Acer Aspire 4736Z */
16244 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness
},
16246 /* Acer Aspire 5336 */
16247 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness
},
16249 /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */
16250 { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present
},
16252 /* Acer C720 Chromebook (Core i3 4005U) */
16253 { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present
},
16255 /* Apple Macbook 2,1 (Core 2 T7400) */
16256 { 0x27a2, 0x8086, 0x7270, quirk_backlight_present
},
16258 /* Apple Macbook 4,1 */
16259 { 0x2a02, 0x106b, 0x00a1, quirk_backlight_present
},
16261 /* Toshiba CB35 Chromebook (Celeron 2955U) */
16262 { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present
},
16264 /* HP Chromebook 14 (Celeron 2955U) */
16265 { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present
},
16267 /* Dell Chromebook 11 */
16268 { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present
},
16270 /* Dell Chromebook 11 (2015 version) */
16271 { 0x0a16, 0x1028, 0x0a35, quirk_backlight_present
},
16274 static void intel_init_quirks(struct drm_device
*dev
)
16276 struct pci_dev
*d
= dev
->pdev
;
16279 for (i
= 0; i
< ARRAY_SIZE(intel_quirks
); i
++) {
16280 struct intel_quirk
*q
= &intel_quirks
[i
];
16282 if (d
->device
== q
->device
&&
16283 (d
->subsystem_vendor
== q
->subsystem_vendor
||
16284 q
->subsystem_vendor
== PCI_ANY_ID
) &&
16285 (d
->subsystem_device
== q
->subsystem_device
||
16286 q
->subsystem_device
== PCI_ANY_ID
))
16289 for (i
= 0; i
< ARRAY_SIZE(intel_dmi_quirks
); i
++) {
16290 if (dmi_check_system(*intel_dmi_quirks
[i
].dmi_id_list
) != 0)
16291 intel_dmi_quirks
[i
].hook(dev
);
16295 /* Disable the VGA plane that we never use */
16296 static void i915_disable_vga(struct drm_i915_private
*dev_priv
)
16298 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
16300 i915_reg_t vga_reg
= i915_vgacntrl_reg(dev_priv
);
16302 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
16303 vga_get_uninterruptible(pdev
, VGA_RSRC_LEGACY_IO
);
16304 outb(SR01
, VGA_SR_INDEX
);
16305 sr1
= inb(VGA_SR_DATA
);
16306 outb(sr1
| 1<<5, VGA_SR_DATA
);
16307 vga_put(pdev
, VGA_RSRC_LEGACY_IO
);
16310 I915_WRITE(vga_reg
, VGA_DISP_DISABLE
);
16311 POSTING_READ(vga_reg
);
16314 void intel_modeset_init_hw(struct drm_device
*dev
)
16316 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16318 intel_update_cdclk(dev_priv
);
16320 dev_priv
->atomic_cdclk_freq
= dev_priv
->cdclk_freq
;
16322 intel_init_clock_gating(dev_priv
);
16326 * Calculate what we think the watermarks should be for the state we've read
16327 * out of the hardware and then immediately program those watermarks so that
16328 * we ensure the hardware settings match our internal state.
16330 * We can calculate what we think WM's should be by creating a duplicate of the
16331 * current state (which was constructed during hardware readout) and running it
16332 * through the atomic check code to calculate new watermark values in the
16335 static void sanitize_watermarks(struct drm_device
*dev
)
16337 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16338 struct drm_atomic_state
*state
;
16339 struct intel_atomic_state
*intel_state
;
16340 struct drm_crtc
*crtc
;
16341 struct drm_crtc_state
*cstate
;
16342 struct drm_modeset_acquire_ctx ctx
;
16346 /* Only supported on platforms that use atomic watermark design */
16347 if (!dev_priv
->display
.optimize_watermarks
)
16351 * We need to hold connection_mutex before calling duplicate_state so
16352 * that the connector loop is protected.
16354 drm_modeset_acquire_init(&ctx
, 0);
16356 ret
= drm_modeset_lock_all_ctx(dev
, &ctx
);
16357 if (ret
== -EDEADLK
) {
16358 drm_modeset_backoff(&ctx
);
16360 } else if (WARN_ON(ret
)) {
16364 state
= drm_atomic_helper_duplicate_state(dev
, &ctx
);
16365 if (WARN_ON(IS_ERR(state
)))
16368 intel_state
= to_intel_atomic_state(state
);
16371 * Hardware readout is the only time we don't want to calculate
16372 * intermediate watermarks (since we don't trust the current
16375 intel_state
->skip_intermediate_wm
= true;
16377 ret
= intel_atomic_check(dev
, state
);
16380 * If we fail here, it means that the hardware appears to be
16381 * programmed in a way that shouldn't be possible, given our
16382 * understanding of watermark requirements. This might mean a
16383 * mistake in the hardware readout code or a mistake in the
16384 * watermark calculations for a given platform. Raise a WARN
16385 * so that this is noticeable.
16387 * If this actually happens, we'll have to just leave the
16388 * BIOS-programmed watermarks untouched and hope for the best.
16390 WARN(true, "Could not determine valid watermarks for inherited state\n");
16394 /* Write calculated watermark values back */
16395 for_each_crtc_in_state(state
, crtc
, cstate
, i
) {
16396 struct intel_crtc_state
*cs
= to_intel_crtc_state(cstate
);
16398 cs
->wm
.need_postvbl_update
= true;
16399 dev_priv
->display
.optimize_watermarks(intel_state
, cs
);
16403 drm_atomic_state_put(state
);
16405 drm_modeset_drop_locks(&ctx
);
16406 drm_modeset_acquire_fini(&ctx
);
16409 int intel_modeset_init(struct drm_device
*dev
)
16411 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16412 struct i915_ggtt
*ggtt
= &dev_priv
->ggtt
;
16414 struct intel_crtc
*crtc
;
16416 drm_mode_config_init(dev
);
16418 dev
->mode_config
.min_width
= 0;
16419 dev
->mode_config
.min_height
= 0;
16421 dev
->mode_config
.preferred_depth
= 24;
16422 dev
->mode_config
.prefer_shadow
= 1;
16424 dev
->mode_config
.allow_fb_modifiers
= true;
16426 dev
->mode_config
.funcs
= &intel_mode_funcs
;
16428 intel_init_quirks(dev
);
16430 intel_init_pm(dev_priv
);
16432 if (INTEL_INFO(dev_priv
)->num_pipes
== 0)
16436 * There may be no VBT; and if the BIOS enabled SSC we can
16437 * just keep using it to avoid unnecessary flicker. Whereas if the
16438 * BIOS isn't using it, don't assume it will work even if the VBT
16439 * indicates as much.
16441 if (HAS_PCH_IBX(dev_priv
) || HAS_PCH_CPT(dev_priv
)) {
16442 bool bios_lvds_use_ssc
= !!(I915_READ(PCH_DREF_CONTROL
) &
16445 if (dev_priv
->vbt
.lvds_use_ssc
!= bios_lvds_use_ssc
) {
16446 DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n",
16447 bios_lvds_use_ssc
? "en" : "dis",
16448 dev_priv
->vbt
.lvds_use_ssc
? "en" : "dis");
16449 dev_priv
->vbt
.lvds_use_ssc
= bios_lvds_use_ssc
;
16453 if (IS_GEN2(dev_priv
)) {
16454 dev
->mode_config
.max_width
= 2048;
16455 dev
->mode_config
.max_height
= 2048;
16456 } else if (IS_GEN3(dev_priv
)) {
16457 dev
->mode_config
.max_width
= 4096;
16458 dev
->mode_config
.max_height
= 4096;
16460 dev
->mode_config
.max_width
= 8192;
16461 dev
->mode_config
.max_height
= 8192;
16464 if (IS_845G(dev_priv
) || IS_I865G(dev_priv
)) {
16465 dev
->mode_config
.cursor_width
= IS_845G(dev_priv
) ? 64 : 512;
16466 dev
->mode_config
.cursor_height
= 1023;
16467 } else if (IS_GEN2(dev_priv
)) {
16468 dev
->mode_config
.cursor_width
= GEN2_CURSOR_WIDTH
;
16469 dev
->mode_config
.cursor_height
= GEN2_CURSOR_HEIGHT
;
16471 dev
->mode_config
.cursor_width
= MAX_CURSOR_WIDTH
;
16472 dev
->mode_config
.cursor_height
= MAX_CURSOR_HEIGHT
;
16475 dev
->mode_config
.fb_base
= ggtt
->mappable_base
;
16477 DRM_DEBUG_KMS("%d display pipe%s available.\n",
16478 INTEL_INFO(dev_priv
)->num_pipes
,
16479 INTEL_INFO(dev_priv
)->num_pipes
> 1 ? "s" : "");
16481 for_each_pipe(dev_priv
, pipe
) {
16484 ret
= intel_crtc_init(dev_priv
, pipe
);
16486 drm_mode_config_cleanup(dev
);
16491 intel_update_czclk(dev_priv
);
16492 intel_update_cdclk(dev_priv
);
16494 intel_shared_dpll_init(dev
);
16496 if (dev_priv
->max_cdclk_freq
== 0)
16497 intel_update_max_cdclk(dev_priv
);
16499 /* Just disable it once at startup */
16500 i915_disable_vga(dev_priv
);
16501 intel_setup_outputs(dev
);
16503 drm_modeset_lock_all(dev
);
16504 intel_modeset_setup_hw_state(dev
);
16505 drm_modeset_unlock_all(dev
);
16507 for_each_intel_crtc(dev
, crtc
) {
16508 struct intel_initial_plane_config plane_config
= {};
16514 * Note that reserving the BIOS fb up front prevents us
16515 * from stuffing other stolen allocations like the ring
16516 * on top. This prevents some ugliness at boot time, and
16517 * can even allow for smooth boot transitions if the BIOS
16518 * fb is large enough for the active pipe configuration.
16520 dev_priv
->display
.get_initial_plane_config(crtc
,
16524 * If the fb is shared between multiple heads, we'll
16525 * just get the first one.
16527 intel_find_initial_plane_obj(crtc
, &plane_config
);
16531 * Make sure hardware watermarks really match the state we read out.
16532 * Note that we need to do this after reconstructing the BIOS fb's
16533 * since the watermark calculation done here will use pstate->fb.
16535 sanitize_watermarks(dev
);
16540 static void intel_enable_pipe_a(struct drm_device
*dev
)
16542 struct intel_connector
*connector
;
16543 struct drm_connector
*crt
= NULL
;
16544 struct intel_load_detect_pipe load_detect_temp
;
16545 struct drm_modeset_acquire_ctx
*ctx
= dev
->mode_config
.acquire_ctx
;
16547 /* We can't just switch on the pipe A, we need to set things up with a
16548 * proper mode and output configuration. As a gross hack, enable pipe A
16549 * by enabling the load detect pipe once. */
16550 for_each_intel_connector(dev
, connector
) {
16551 if (connector
->encoder
->type
== INTEL_OUTPUT_ANALOG
) {
16552 crt
= &connector
->base
;
16560 if (intel_get_load_detect_pipe(crt
, NULL
, &load_detect_temp
, ctx
))
16561 intel_release_load_detect_pipe(crt
, &load_detect_temp
, ctx
);
16565 intel_check_plane_mapping(struct intel_crtc
*crtc
)
16567 struct drm_i915_private
*dev_priv
= to_i915(crtc
->base
.dev
);
16570 if (INTEL_INFO(dev_priv
)->num_pipes
== 1)
16573 val
= I915_READ(DSPCNTR(!crtc
->plane
));
16575 if ((val
& DISPLAY_PLANE_ENABLE
) &&
16576 (!!(val
& DISPPLANE_SEL_PIPE_MASK
) == crtc
->pipe
))
16582 static bool intel_crtc_has_encoders(struct intel_crtc
*crtc
)
16584 struct drm_device
*dev
= crtc
->base
.dev
;
16585 struct intel_encoder
*encoder
;
16587 for_each_encoder_on_crtc(dev
, &crtc
->base
, encoder
)
16593 static struct intel_connector
*intel_encoder_find_connector(struct intel_encoder
*encoder
)
16595 struct drm_device
*dev
= encoder
->base
.dev
;
16596 struct intel_connector
*connector
;
16598 for_each_connector_on_encoder(dev
, &encoder
->base
, connector
)
16604 static bool has_pch_trancoder(struct drm_i915_private
*dev_priv
,
16605 enum transcoder pch_transcoder
)
16607 return HAS_PCH_IBX(dev_priv
) || HAS_PCH_CPT(dev_priv
) ||
16608 (HAS_PCH_LPT_H(dev_priv
) && pch_transcoder
== TRANSCODER_A
);
16611 static void intel_sanitize_crtc(struct intel_crtc
*crtc
)
16613 struct drm_device
*dev
= crtc
->base
.dev
;
16614 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16615 enum transcoder cpu_transcoder
= crtc
->config
->cpu_transcoder
;
16617 /* Clear any frame start delays used for debugging left by the BIOS */
16618 if (!transcoder_is_dsi(cpu_transcoder
)) {
16619 i915_reg_t reg
= PIPECONF(cpu_transcoder
);
16622 I915_READ(reg
) & ~PIPECONF_FRAME_START_DELAY_MASK
);
16625 /* restore vblank interrupts to correct state */
16626 drm_crtc_vblank_reset(&crtc
->base
);
16627 if (crtc
->active
) {
16628 struct intel_plane
*plane
;
16630 drm_crtc_vblank_on(&crtc
->base
);
16632 /* Disable everything but the primary plane */
16633 for_each_intel_plane_on_crtc(dev
, crtc
, plane
) {
16634 if (plane
->base
.type
== DRM_PLANE_TYPE_PRIMARY
)
16637 plane
->disable_plane(&plane
->base
, &crtc
->base
);
16641 /* We need to sanitize the plane -> pipe mapping first because this will
16642 * disable the crtc (and hence change the state) if it is wrong. Note
16643 * that gen4+ has a fixed plane -> pipe mapping. */
16644 if (INTEL_GEN(dev_priv
) < 4 && !intel_check_plane_mapping(crtc
)) {
16647 DRM_DEBUG_KMS("[CRTC:%d:%s] wrong plane connection detected!\n",
16648 crtc
->base
.base
.id
, crtc
->base
.name
);
16650 /* Pipe has the wrong plane attached and the plane is active.
16651 * Temporarily change the plane mapping and disable everything
16653 plane
= crtc
->plane
;
16654 to_intel_plane_state(crtc
->base
.primary
->state
)->base
.visible
= true;
16655 crtc
->plane
= !plane
;
16656 intel_crtc_disable_noatomic(&crtc
->base
);
16657 crtc
->plane
= plane
;
16660 if (dev_priv
->quirks
& QUIRK_PIPEA_FORCE
&&
16661 crtc
->pipe
== PIPE_A
&& !crtc
->active
) {
16662 /* BIOS forgot to enable pipe A, this mostly happens after
16663 * resume. Force-enable the pipe to fix this, the update_dpms
16664 * call below we restore the pipe to the right state, but leave
16665 * the required bits on. */
16666 intel_enable_pipe_a(dev
);
16669 /* Adjust the state of the output pipe according to whether we
16670 * have active connectors/encoders. */
16671 if (crtc
->active
&& !intel_crtc_has_encoders(crtc
))
16672 intel_crtc_disable_noatomic(&crtc
->base
);
16674 if (crtc
->active
|| HAS_GMCH_DISPLAY(dev_priv
)) {
16676 * We start out with underrun reporting disabled to avoid races.
16677 * For correct bookkeeping mark this on active crtcs.
16679 * Also on gmch platforms we dont have any hardware bits to
16680 * disable the underrun reporting. Which means we need to start
16681 * out with underrun reporting disabled also on inactive pipes,
16682 * since otherwise we'll complain about the garbage we read when
16683 * e.g. coming up after runtime pm.
16685 * No protection against concurrent access is required - at
16686 * worst a fifo underrun happens which also sets this to false.
16688 crtc
->cpu_fifo_underrun_disabled
= true;
16690 * We track the PCH trancoder underrun reporting state
16691 * within the crtc. With crtc for pipe A housing the underrun
16692 * reporting state for PCH transcoder A, crtc for pipe B housing
16693 * it for PCH transcoder B, etc. LPT-H has only PCH transcoder A,
16694 * and marking underrun reporting as disabled for the non-existing
16695 * PCH transcoders B and C would prevent enabling the south
16696 * error interrupt (see cpt_can_enable_serr_int()).
16698 if (has_pch_trancoder(dev_priv
, (enum transcoder
)crtc
->pipe
))
16699 crtc
->pch_fifo_underrun_disabled
= true;
16703 static void intel_sanitize_encoder(struct intel_encoder
*encoder
)
16705 struct intel_connector
*connector
;
16707 /* We need to check both for a crtc link (meaning that the
16708 * encoder is active and trying to read from a pipe) and the
16709 * pipe itself being active. */
16710 bool has_active_crtc
= encoder
->base
.crtc
&&
16711 to_intel_crtc(encoder
->base
.crtc
)->active
;
16713 connector
= intel_encoder_find_connector(encoder
);
16714 if (connector
&& !has_active_crtc
) {
16715 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
16716 encoder
->base
.base
.id
,
16717 encoder
->base
.name
);
16719 /* Connector is active, but has no active pipe. This is
16720 * fallout from our resume register restoring. Disable
16721 * the encoder manually again. */
16722 if (encoder
->base
.crtc
) {
16723 struct drm_crtc_state
*crtc_state
= encoder
->base
.crtc
->state
;
16725 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
16726 encoder
->base
.base
.id
,
16727 encoder
->base
.name
);
16728 encoder
->disable(encoder
, to_intel_crtc_state(crtc_state
), connector
->base
.state
);
16729 if (encoder
->post_disable
)
16730 encoder
->post_disable(encoder
, to_intel_crtc_state(crtc_state
), connector
->base
.state
);
16732 encoder
->base
.crtc
= NULL
;
16734 /* Inconsistent output/port/pipe state happens presumably due to
16735 * a bug in one of the get_hw_state functions. Or someplace else
16736 * in our code, like the register restore mess on resume. Clamp
16737 * things to off as a safer default. */
16739 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
16740 connector
->base
.encoder
= NULL
;
16742 /* Enabled encoders without active connectors will be fixed in
16743 * the crtc fixup. */
16746 void i915_redisable_vga_power_on(struct drm_i915_private
*dev_priv
)
16748 i915_reg_t vga_reg
= i915_vgacntrl_reg(dev_priv
);
16750 if (!(I915_READ(vga_reg
) & VGA_DISP_DISABLE
)) {
16751 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
16752 i915_disable_vga(dev_priv
);
16756 void i915_redisable_vga(struct drm_i915_private
*dev_priv
)
16758 /* This function can be called both from intel_modeset_setup_hw_state or
16759 * at a very early point in our resume sequence, where the power well
16760 * structures are not yet restored. Since this function is at a very
16761 * paranoid "someone might have enabled VGA while we were not looking"
16762 * level, just check if the power well is enabled instead of trying to
16763 * follow the "don't touch the power well if we don't need it" policy
16764 * the rest of the driver uses. */
16765 if (!intel_display_power_get_if_enabled(dev_priv
, POWER_DOMAIN_VGA
))
16768 i915_redisable_vga_power_on(dev_priv
);
16770 intel_display_power_put(dev_priv
, POWER_DOMAIN_VGA
);
16773 static bool primary_get_hw_state(struct intel_plane
*plane
)
16775 struct drm_i915_private
*dev_priv
= to_i915(plane
->base
.dev
);
16777 return I915_READ(DSPCNTR(plane
->plane
)) & DISPLAY_PLANE_ENABLE
;
16780 /* FIXME read out full plane state for all planes */
16781 static void readout_plane_state(struct intel_crtc
*crtc
)
16783 struct drm_plane
*primary
= crtc
->base
.primary
;
16784 struct intel_plane_state
*plane_state
=
16785 to_intel_plane_state(primary
->state
);
16787 plane_state
->base
.visible
= crtc
->active
&&
16788 primary_get_hw_state(to_intel_plane(primary
));
16790 if (plane_state
->base
.visible
)
16791 crtc
->base
.state
->plane_mask
|= 1 << drm_plane_index(primary
);
16794 static void intel_modeset_readout_hw_state(struct drm_device
*dev
)
16796 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16798 struct intel_crtc
*crtc
;
16799 struct intel_encoder
*encoder
;
16800 struct intel_connector
*connector
;
16803 dev_priv
->active_crtcs
= 0;
16805 for_each_intel_crtc(dev
, crtc
) {
16806 struct intel_crtc_state
*crtc_state
= crtc
->config
;
16809 __drm_atomic_helper_crtc_destroy_state(&crtc_state
->base
);
16810 memset(crtc_state
, 0, sizeof(*crtc_state
));
16811 crtc_state
->base
.crtc
= &crtc
->base
;
16813 crtc_state
->base
.active
= crtc_state
->base
.enable
=
16814 dev_priv
->display
.get_pipe_config(crtc
, crtc_state
);
16816 crtc
->base
.enabled
= crtc_state
->base
.enable
;
16817 crtc
->active
= crtc_state
->base
.active
;
16819 if (crtc_state
->base
.active
) {
16820 dev_priv
->active_crtcs
|= 1 << crtc
->pipe
;
16822 if (INTEL_GEN(dev_priv
) >= 9 || IS_BROADWELL(dev_priv
))
16823 pixclk
= ilk_pipe_pixel_rate(crtc_state
);
16824 else if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
16825 pixclk
= crtc_state
->base
.adjusted_mode
.crtc_clock
;
16827 WARN_ON(dev_priv
->display
.modeset_calc_cdclk
);
16829 /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */
16830 if (IS_BROADWELL(dev_priv
) && crtc_state
->ips_enabled
)
16831 pixclk
= DIV_ROUND_UP(pixclk
* 100, 95);
16834 dev_priv
->min_pixclk
[crtc
->pipe
] = pixclk
;
16836 readout_plane_state(crtc
);
16838 DRM_DEBUG_KMS("[CRTC:%d:%s] hw state readout: %s\n",
16839 crtc
->base
.base
.id
, crtc
->base
.name
,
16840 enableddisabled(crtc
->active
));
16843 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
16844 struct intel_shared_dpll
*pll
= &dev_priv
->shared_dplls
[i
];
16846 pll
->on
= pll
->funcs
.get_hw_state(dev_priv
, pll
,
16847 &pll
->config
.hw_state
);
16848 pll
->config
.crtc_mask
= 0;
16849 for_each_intel_crtc(dev
, crtc
) {
16850 if (crtc
->active
&& crtc
->config
->shared_dpll
== pll
)
16851 pll
->config
.crtc_mask
|= 1 << crtc
->pipe
;
16853 pll
->active_mask
= pll
->config
.crtc_mask
;
16855 DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n",
16856 pll
->name
, pll
->config
.crtc_mask
, pll
->on
);
16859 for_each_intel_encoder(dev
, encoder
) {
16862 if (encoder
->get_hw_state(encoder
, &pipe
)) {
16863 crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
16865 encoder
->base
.crtc
= &crtc
->base
;
16866 crtc
->config
->output_types
|= 1 << encoder
->type
;
16867 encoder
->get_config(encoder
, crtc
->config
);
16869 encoder
->base
.crtc
= NULL
;
16872 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
16873 encoder
->base
.base
.id
, encoder
->base
.name
,
16874 enableddisabled(encoder
->base
.crtc
),
16878 for_each_intel_connector(dev
, connector
) {
16879 if (connector
->get_hw_state(connector
)) {
16880 connector
->base
.dpms
= DRM_MODE_DPMS_ON
;
16882 encoder
= connector
->encoder
;
16883 connector
->base
.encoder
= &encoder
->base
;
16885 if (encoder
->base
.crtc
&&
16886 encoder
->base
.crtc
->state
->active
) {
16888 * This has to be done during hardware readout
16889 * because anything calling .crtc_disable may
16890 * rely on the connector_mask being accurate.
16892 encoder
->base
.crtc
->state
->connector_mask
|=
16893 1 << drm_connector_index(&connector
->base
);
16894 encoder
->base
.crtc
->state
->encoder_mask
|=
16895 1 << drm_encoder_index(&encoder
->base
);
16899 connector
->base
.dpms
= DRM_MODE_DPMS_OFF
;
16900 connector
->base
.encoder
= NULL
;
16902 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
16903 connector
->base
.base
.id
, connector
->base
.name
,
16904 enableddisabled(connector
->base
.encoder
));
16907 for_each_intel_crtc(dev
, crtc
) {
16908 crtc
->base
.hwmode
= crtc
->config
->base
.adjusted_mode
;
16910 memset(&crtc
->base
.mode
, 0, sizeof(crtc
->base
.mode
));
16911 if (crtc
->base
.state
->active
) {
16912 intel_mode_from_pipe_config(&crtc
->base
.mode
, crtc
->config
);
16913 intel_mode_from_pipe_config(&crtc
->base
.state
->adjusted_mode
, crtc
->config
);
16914 WARN_ON(drm_atomic_set_mode_for_crtc(crtc
->base
.state
, &crtc
->base
.mode
));
16917 * The initial mode needs to be set in order to keep
16918 * the atomic core happy. It wants a valid mode if the
16919 * crtc's enabled, so we do the above call.
16921 * At this point some state updated by the connectors
16922 * in their ->detect() callback has not run yet, so
16923 * no recalculation can be done yet.
16925 * Even if we could do a recalculation and modeset
16926 * right now it would cause a double modeset if
16927 * fbdev or userspace chooses a different initial mode.
16929 * If that happens, someone indicated they wanted a
16930 * mode change, which means it's safe to do a full
16933 crtc
->base
.state
->mode
.private_flags
= I915_MODE_FLAG_INHERITED
;
16935 drm_calc_timestamping_constants(&crtc
->base
, &crtc
->base
.hwmode
);
16936 update_scanline_offset(crtc
);
16939 intel_pipe_config_sanity_check(dev_priv
, crtc
->config
);
16943 /* Scan out the current hw modeset state,
16944 * and sanitizes it to the current state
16947 intel_modeset_setup_hw_state(struct drm_device
*dev
)
16949 struct drm_i915_private
*dev_priv
= to_i915(dev
);
16951 struct intel_crtc
*crtc
;
16952 struct intel_encoder
*encoder
;
16955 intel_modeset_readout_hw_state(dev
);
16957 /* HW state is read out, now we need to sanitize this mess. */
16958 for_each_intel_encoder(dev
, encoder
) {
16959 intel_sanitize_encoder(encoder
);
16962 for_each_pipe(dev_priv
, pipe
) {
16963 crtc
= intel_get_crtc_for_pipe(dev_priv
, pipe
);
16965 intel_sanitize_crtc(crtc
);
16966 intel_dump_pipe_config(crtc
, crtc
->config
,
16967 "[setup_hw_state]");
16970 intel_modeset_update_connector_atomic_state(dev
);
16972 for (i
= 0; i
< dev_priv
->num_shared_dpll
; i
++) {
16973 struct intel_shared_dpll
*pll
= &dev_priv
->shared_dplls
[i
];
16975 if (!pll
->on
|| pll
->active_mask
)
16978 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll
->name
);
16980 pll
->funcs
.disable(dev_priv
, pll
);
16984 if (IS_VALLEYVIEW(dev_priv
) || IS_CHERRYVIEW(dev_priv
))
16985 vlv_wm_get_hw_state(dev
);
16986 else if (IS_GEN9(dev_priv
))
16987 skl_wm_get_hw_state(dev
);
16988 else if (HAS_PCH_SPLIT(dev_priv
))
16989 ilk_wm_get_hw_state(dev
);
16991 for_each_intel_crtc(dev
, crtc
) {
16992 unsigned long put_domains
;
16994 put_domains
= modeset_get_crtc_power_domains(&crtc
->base
, crtc
->config
);
16995 if (WARN_ON(put_domains
))
16996 modeset_put_power_domains(dev_priv
, put_domains
);
16998 intel_display_set_init_power(dev_priv
, false);
17000 intel_fbc_init_pipe_state(dev_priv
);
17003 void intel_display_resume(struct drm_device
*dev
)
17005 struct drm_i915_private
*dev_priv
= to_i915(dev
);
17006 struct drm_atomic_state
*state
= dev_priv
->modeset_restore_state
;
17007 struct drm_modeset_acquire_ctx ctx
;
17010 dev_priv
->modeset_restore_state
= NULL
;
17012 state
->acquire_ctx
= &ctx
;
17015 * This is a cludge because with real atomic modeset mode_config.mutex
17016 * won't be taken. Unfortunately some probed state like
17017 * audio_codec_enable is still protected by mode_config.mutex, so lock
17020 mutex_lock(&dev
->mode_config
.mutex
);
17021 drm_modeset_acquire_init(&ctx
, 0);
17024 ret
= drm_modeset_lock_all_ctx(dev
, &ctx
);
17025 if (ret
!= -EDEADLK
)
17028 drm_modeset_backoff(&ctx
);
17032 ret
= __intel_display_resume(dev
, state
);
17034 drm_modeset_drop_locks(&ctx
);
17035 drm_modeset_acquire_fini(&ctx
);
17036 mutex_unlock(&dev
->mode_config
.mutex
);
17039 DRM_ERROR("Restoring old state failed with %i\n", ret
);
17040 drm_atomic_state_put(state
);
17043 void intel_modeset_gem_init(struct drm_device
*dev
)
17045 struct drm_i915_private
*dev_priv
= to_i915(dev
);
17046 struct drm_crtc
*c
;
17047 struct drm_i915_gem_object
*obj
;
17049 intel_init_gt_powersave(dev_priv
);
17051 intel_modeset_init_hw(dev
);
17053 intel_setup_overlay(dev_priv
);
17056 * Make sure any fbs we allocated at startup are properly
17057 * pinned & fenced. When we do the allocation it's too early
17060 for_each_crtc(dev
, c
) {
17061 struct i915_vma
*vma
;
17063 obj
= intel_fb_obj(c
->primary
->fb
);
17067 mutex_lock(&dev
->struct_mutex
);
17068 vma
= intel_pin_and_fence_fb_obj(c
->primary
->fb
,
17069 c
->primary
->state
->rotation
);
17070 mutex_unlock(&dev
->struct_mutex
);
17072 DRM_ERROR("failed to pin boot fb on pipe %d\n",
17073 to_intel_crtc(c
)->pipe
);
17074 drm_framebuffer_unreference(c
->primary
->fb
);
17075 c
->primary
->fb
= NULL
;
17076 c
->primary
->crtc
= c
->primary
->state
->crtc
= NULL
;
17077 update_state_fb(c
->primary
);
17078 c
->state
->plane_mask
&= ~(1 << drm_plane_index(c
->primary
));
17083 int intel_connector_register(struct drm_connector
*connector
)
17085 struct intel_connector
*intel_connector
= to_intel_connector(connector
);
17088 ret
= intel_backlight_device_register(intel_connector
);
17098 void intel_connector_unregister(struct drm_connector
*connector
)
17100 struct intel_connector
*intel_connector
= to_intel_connector(connector
);
17102 intel_backlight_device_unregister(intel_connector
);
17103 intel_panel_destroy_backlight(connector
);
17106 void intel_modeset_cleanup(struct drm_device
*dev
)
17108 struct drm_i915_private
*dev_priv
= to_i915(dev
);
17110 intel_disable_gt_powersave(dev_priv
);
17113 * Interrupts and polling as the first thing to avoid creating havoc.
17114 * Too much stuff here (turning of connectors, ...) would
17115 * experience fancy races otherwise.
17117 intel_irq_uninstall(dev_priv
);
17120 * Due to the hpd irq storm handling the hotplug work can re-arm the
17121 * poll handlers. Hence disable polling after hpd handling is shut down.
17123 drm_kms_helper_poll_fini(dev
);
17125 intel_unregister_dsm_handler();
17127 intel_fbc_global_disable(dev_priv
);
17129 /* flush any delayed tasks or pending work */
17130 flush_scheduled_work();
17132 drm_mode_config_cleanup(dev
);
17134 intel_cleanup_overlay(dev_priv
);
17136 intel_cleanup_gt_powersave(dev_priv
);
17138 intel_teardown_gmbus(dev
);
17141 void intel_connector_attach_encoder(struct intel_connector
*connector
,
17142 struct intel_encoder
*encoder
)
17144 connector
->encoder
= encoder
;
17145 drm_mode_connector_attach_encoder(&connector
->base
,
17150 * set vga decode state - true == enable VGA decode
17152 int intel_modeset_vga_set_state(struct drm_i915_private
*dev_priv
, bool state
)
17154 unsigned reg
= INTEL_GEN(dev_priv
) >= 6 ? SNB_GMCH_CTRL
: INTEL_GMCH_CTRL
;
17157 if (pci_read_config_word(dev_priv
->bridge_dev
, reg
, &gmch_ctrl
)) {
17158 DRM_ERROR("failed to read control word\n");
17162 if (!!(gmch_ctrl
& INTEL_GMCH_VGA_DISABLE
) == !state
)
17166 gmch_ctrl
&= ~INTEL_GMCH_VGA_DISABLE
;
17168 gmch_ctrl
|= INTEL_GMCH_VGA_DISABLE
;
17170 if (pci_write_config_word(dev_priv
->bridge_dev
, reg
, gmch_ctrl
)) {
17171 DRM_ERROR("failed to write control word\n");
17178 #if IS_ENABLED(CONFIG_DRM_I915_CAPTURE_ERROR)
17180 struct intel_display_error_state
{
17182 u32 power_well_driver
;
17184 int num_transcoders
;
17186 struct intel_cursor_error_state
{
17191 } cursor
[I915_MAX_PIPES
];
17193 struct intel_pipe_error_state
{
17194 bool power_domain_on
;
17197 } pipe
[I915_MAX_PIPES
];
17199 struct intel_plane_error_state
{
17207 } plane
[I915_MAX_PIPES
];
17209 struct intel_transcoder_error_state
{
17210 bool power_domain_on
;
17211 enum transcoder cpu_transcoder
;
17224 struct intel_display_error_state
*
17225 intel_display_capture_error_state(struct drm_i915_private
*dev_priv
)
17227 struct intel_display_error_state
*error
;
17228 int transcoders
[] = {
17236 if (INTEL_INFO(dev_priv
)->num_pipes
== 0)
17239 error
= kzalloc(sizeof(*error
), GFP_ATOMIC
);
17243 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
))
17244 error
->power_well_driver
= I915_READ(HSW_PWR_WELL_DRIVER
);
17246 for_each_pipe(dev_priv
, i
) {
17247 error
->pipe
[i
].power_domain_on
=
17248 __intel_display_power_is_enabled(dev_priv
,
17249 POWER_DOMAIN_PIPE(i
));
17250 if (!error
->pipe
[i
].power_domain_on
)
17253 error
->cursor
[i
].control
= I915_READ(CURCNTR(i
));
17254 error
->cursor
[i
].position
= I915_READ(CURPOS(i
));
17255 error
->cursor
[i
].base
= I915_READ(CURBASE(i
));
17257 error
->plane
[i
].control
= I915_READ(DSPCNTR(i
));
17258 error
->plane
[i
].stride
= I915_READ(DSPSTRIDE(i
));
17259 if (INTEL_GEN(dev_priv
) <= 3) {
17260 error
->plane
[i
].size
= I915_READ(DSPSIZE(i
));
17261 error
->plane
[i
].pos
= I915_READ(DSPPOS(i
));
17263 if (INTEL_GEN(dev_priv
) <= 7 && !IS_HASWELL(dev_priv
))
17264 error
->plane
[i
].addr
= I915_READ(DSPADDR(i
));
17265 if (INTEL_GEN(dev_priv
) >= 4) {
17266 error
->plane
[i
].surface
= I915_READ(DSPSURF(i
));
17267 error
->plane
[i
].tile_offset
= I915_READ(DSPTILEOFF(i
));
17270 error
->pipe
[i
].source
= I915_READ(PIPESRC(i
));
17272 if (HAS_GMCH_DISPLAY(dev_priv
))
17273 error
->pipe
[i
].stat
= I915_READ(PIPESTAT(i
));
17276 /* Note: this does not include DSI transcoders. */
17277 error
->num_transcoders
= INTEL_INFO(dev_priv
)->num_pipes
;
17278 if (HAS_DDI(dev_priv
))
17279 error
->num_transcoders
++; /* Account for eDP. */
17281 for (i
= 0; i
< error
->num_transcoders
; i
++) {
17282 enum transcoder cpu_transcoder
= transcoders
[i
];
17284 error
->transcoder
[i
].power_domain_on
=
17285 __intel_display_power_is_enabled(dev_priv
,
17286 POWER_DOMAIN_TRANSCODER(cpu_transcoder
));
17287 if (!error
->transcoder
[i
].power_domain_on
)
17290 error
->transcoder
[i
].cpu_transcoder
= cpu_transcoder
;
17292 error
->transcoder
[i
].conf
= I915_READ(PIPECONF(cpu_transcoder
));
17293 error
->transcoder
[i
].htotal
= I915_READ(HTOTAL(cpu_transcoder
));
17294 error
->transcoder
[i
].hblank
= I915_READ(HBLANK(cpu_transcoder
));
17295 error
->transcoder
[i
].hsync
= I915_READ(HSYNC(cpu_transcoder
));
17296 error
->transcoder
[i
].vtotal
= I915_READ(VTOTAL(cpu_transcoder
));
17297 error
->transcoder
[i
].vblank
= I915_READ(VBLANK(cpu_transcoder
));
17298 error
->transcoder
[i
].vsync
= I915_READ(VSYNC(cpu_transcoder
));
17304 #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
17307 intel_display_print_error_state(struct drm_i915_error_state_buf
*m
,
17308 struct drm_i915_private
*dev_priv
,
17309 struct intel_display_error_state
*error
)
17316 err_printf(m
, "Num Pipes: %d\n", INTEL_INFO(dev_priv
)->num_pipes
);
17317 if (IS_HASWELL(dev_priv
) || IS_BROADWELL(dev_priv
))
17318 err_printf(m
, "PWR_WELL_CTL2: %08x\n",
17319 error
->power_well_driver
);
17320 for_each_pipe(dev_priv
, i
) {
17321 err_printf(m
, "Pipe [%d]:\n", i
);
17322 err_printf(m
, " Power: %s\n",
17323 onoff(error
->pipe
[i
].power_domain_on
));
17324 err_printf(m
, " SRC: %08x\n", error
->pipe
[i
].source
);
17325 err_printf(m
, " STAT: %08x\n", error
->pipe
[i
].stat
);
17327 err_printf(m
, "Plane [%d]:\n", i
);
17328 err_printf(m
, " CNTR: %08x\n", error
->plane
[i
].control
);
17329 err_printf(m
, " STRIDE: %08x\n", error
->plane
[i
].stride
);
17330 if (INTEL_GEN(dev_priv
) <= 3) {
17331 err_printf(m
, " SIZE: %08x\n", error
->plane
[i
].size
);
17332 err_printf(m
, " POS: %08x\n", error
->plane
[i
].pos
);
17334 if (INTEL_GEN(dev_priv
) <= 7 && !IS_HASWELL(dev_priv
))
17335 err_printf(m
, " ADDR: %08x\n", error
->plane
[i
].addr
);
17336 if (INTEL_GEN(dev_priv
) >= 4) {
17337 err_printf(m
, " SURF: %08x\n", error
->plane
[i
].surface
);
17338 err_printf(m
, " TILEOFF: %08x\n", error
->plane
[i
].tile_offset
);
17341 err_printf(m
, "Cursor [%d]:\n", i
);
17342 err_printf(m
, " CNTR: %08x\n", error
->cursor
[i
].control
);
17343 err_printf(m
, " POS: %08x\n", error
->cursor
[i
].position
);
17344 err_printf(m
, " BASE: %08x\n", error
->cursor
[i
].base
);
17347 for (i
= 0; i
< error
->num_transcoders
; i
++) {
17348 err_printf(m
, "CPU transcoder: %s\n",
17349 transcoder_name(error
->transcoder
[i
].cpu_transcoder
));
17350 err_printf(m
, " Power: %s\n",
17351 onoff(error
->transcoder
[i
].power_domain_on
));
17352 err_printf(m
, " CONF: %08x\n", error
->transcoder
[i
].conf
);
17353 err_printf(m
, " HTOTAL: %08x\n", error
->transcoder
[i
].htotal
);
17354 err_printf(m
, " HBLANK: %08x\n", error
->transcoder
[i
].hblank
);
17355 err_printf(m
, " HSYNC: %08x\n", error
->transcoder
[i
].hsync
);
17356 err_printf(m
, " VTOTAL: %08x\n", error
->transcoder
[i
].vtotal
);
17357 err_printf(m
, " VBLANK: %08x\n", error
->transcoder
[i
].vblank
);
17358 err_printf(m
, " VSYNC: %08x\n", error
->transcoder
[i
].vsync
);