2 * Copyright © 2012-2014 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 * Daniel Vetter <daniel.vetter@ffwll.ch>
29 #include <linux/pm_runtime.h>
30 #include <linux/vgaarb.h>
33 #include "intel_drv.h"
38 * The i915 driver supports dynamic enabling and disabling of entire hardware
39 * blocks at runtime. This is especially important on the display side where
40 * software is supposed to control many power gates manually on recent hardware,
41 * since on the GT side a lot of the power management is done by the hardware.
42 * But even there some manual control at the device level is required.
44 * Since i915 supports a diverse set of platforms with a unified codebase and
45 * hardware engineers just love to shuffle functionality around between power
46 * domains there's a sizeable amount of indirection required. This file provides
47 * generic functions to the driver for grabbing and releasing references for
48 * abstract power domains. It then maps those to the actual power wells
49 * present for a given platform.
52 bool intel_display_power_well_is_enabled(struct drm_i915_private
*dev_priv
,
53 enum i915_power_well_id power_well_id
);
55 static struct i915_power_well
*
56 lookup_power_well(struct drm_i915_private
*dev_priv
,
57 enum i915_power_well_id power_well_id
);
60 intel_display_power_domain_str(enum intel_display_power_domain domain
)
63 case POWER_DOMAIN_PIPE_A
:
65 case POWER_DOMAIN_PIPE_B
:
67 case POWER_DOMAIN_PIPE_C
:
69 case POWER_DOMAIN_PIPE_A_PANEL_FITTER
:
70 return "PIPE_A_PANEL_FITTER";
71 case POWER_DOMAIN_PIPE_B_PANEL_FITTER
:
72 return "PIPE_B_PANEL_FITTER";
73 case POWER_DOMAIN_PIPE_C_PANEL_FITTER
:
74 return "PIPE_C_PANEL_FITTER";
75 case POWER_DOMAIN_TRANSCODER_A
:
76 return "TRANSCODER_A";
77 case POWER_DOMAIN_TRANSCODER_B
:
78 return "TRANSCODER_B";
79 case POWER_DOMAIN_TRANSCODER_C
:
80 return "TRANSCODER_C";
81 case POWER_DOMAIN_TRANSCODER_EDP
:
82 return "TRANSCODER_EDP";
83 case POWER_DOMAIN_TRANSCODER_DSI_A
:
84 return "TRANSCODER_DSI_A";
85 case POWER_DOMAIN_TRANSCODER_DSI_C
:
86 return "TRANSCODER_DSI_C";
87 case POWER_DOMAIN_PORT_DDI_A_LANES
:
88 return "PORT_DDI_A_LANES";
89 case POWER_DOMAIN_PORT_DDI_B_LANES
:
90 return "PORT_DDI_B_LANES";
91 case POWER_DOMAIN_PORT_DDI_C_LANES
:
92 return "PORT_DDI_C_LANES";
93 case POWER_DOMAIN_PORT_DDI_D_LANES
:
94 return "PORT_DDI_D_LANES";
95 case POWER_DOMAIN_PORT_DDI_E_LANES
:
96 return "PORT_DDI_E_LANES";
97 case POWER_DOMAIN_PORT_DDI_A_IO
:
98 return "PORT_DDI_A_IO";
99 case POWER_DOMAIN_PORT_DDI_B_IO
:
100 return "PORT_DDI_B_IO";
101 case POWER_DOMAIN_PORT_DDI_C_IO
:
102 return "PORT_DDI_C_IO";
103 case POWER_DOMAIN_PORT_DDI_D_IO
:
104 return "PORT_DDI_D_IO";
105 case POWER_DOMAIN_PORT_DDI_E_IO
:
106 return "PORT_DDI_E_IO";
107 case POWER_DOMAIN_PORT_DSI
:
109 case POWER_DOMAIN_PORT_CRT
:
111 case POWER_DOMAIN_PORT_OTHER
:
113 case POWER_DOMAIN_VGA
:
115 case POWER_DOMAIN_AUDIO
:
117 case POWER_DOMAIN_PLLS
:
119 case POWER_DOMAIN_AUX_A
:
121 case POWER_DOMAIN_AUX_B
:
123 case POWER_DOMAIN_AUX_C
:
125 case POWER_DOMAIN_AUX_D
:
127 case POWER_DOMAIN_GMBUS
:
129 case POWER_DOMAIN_INIT
:
131 case POWER_DOMAIN_MODESET
:
134 MISSING_CASE(domain
);
139 static void intel_power_well_enable(struct drm_i915_private
*dev_priv
,
140 struct i915_power_well
*power_well
)
142 DRM_DEBUG_KMS("enabling %s\n", power_well
->name
);
143 power_well
->ops
->enable(dev_priv
, power_well
);
144 power_well
->hw_enabled
= true;
147 static void intel_power_well_disable(struct drm_i915_private
*dev_priv
,
148 struct i915_power_well
*power_well
)
150 DRM_DEBUG_KMS("disabling %s\n", power_well
->name
);
151 power_well
->hw_enabled
= false;
152 power_well
->ops
->disable(dev_priv
, power_well
);
155 static void intel_power_well_get(struct drm_i915_private
*dev_priv
,
156 struct i915_power_well
*power_well
)
158 if (!power_well
->count
++)
159 intel_power_well_enable(dev_priv
, power_well
);
162 static void intel_power_well_put(struct drm_i915_private
*dev_priv
,
163 struct i915_power_well
*power_well
)
165 WARN(!power_well
->count
, "Use count on power well %s is already zero",
168 if (!--power_well
->count
)
169 intel_power_well_disable(dev_priv
, power_well
);
173 * __intel_display_power_is_enabled - unlocked check for a power domain
174 * @dev_priv: i915 device instance
175 * @domain: power domain to check
177 * This is the unlocked version of intel_display_power_is_enabled() and should
178 * only be used from error capture and recovery code where deadlocks are
182 * True when the power domain is enabled, false otherwise.
184 bool __intel_display_power_is_enabled(struct drm_i915_private
*dev_priv
,
185 enum intel_display_power_domain domain
)
187 struct i915_power_well
*power_well
;
190 if (dev_priv
->pm
.suspended
)
195 for_each_power_domain_well_rev(dev_priv
, power_well
, BIT_ULL(domain
)) {
196 if (power_well
->always_on
)
199 if (!power_well
->hw_enabled
) {
209 * intel_display_power_is_enabled - check for a power domain
210 * @dev_priv: i915 device instance
211 * @domain: power domain to check
213 * This function can be used to check the hw power domain state. It is mostly
214 * used in hardware state readout functions. Everywhere else code should rely
215 * upon explicit power domain reference counting to ensure that the hardware
216 * block is powered up before accessing it.
218 * Callers must hold the relevant modesetting locks to ensure that concurrent
219 * threads can't disable the power well while the caller tries to read a few
223 * True when the power domain is enabled, false otherwise.
225 bool intel_display_power_is_enabled(struct drm_i915_private
*dev_priv
,
226 enum intel_display_power_domain domain
)
228 struct i915_power_domains
*power_domains
;
231 power_domains
= &dev_priv
->power_domains
;
233 mutex_lock(&power_domains
->lock
);
234 ret
= __intel_display_power_is_enabled(dev_priv
, domain
);
235 mutex_unlock(&power_domains
->lock
);
241 * intel_display_set_init_power - set the initial power domain state
242 * @dev_priv: i915 device instance
243 * @enable: whether to enable or disable the initial power domain state
245 * For simplicity our driver load/unload and system suspend/resume code assumes
246 * that all power domains are always enabled. This functions controls the state
247 * of this little hack. While the initial power domain state is enabled runtime
248 * pm is effectively disabled.
250 void intel_display_set_init_power(struct drm_i915_private
*dev_priv
,
253 if (dev_priv
->power_domains
.init_power_on
== enable
)
257 intel_display_power_get(dev_priv
, POWER_DOMAIN_INIT
);
259 intel_display_power_put(dev_priv
, POWER_DOMAIN_INIT
);
261 dev_priv
->power_domains
.init_power_on
= enable
;
265 * Starting with Haswell, we have a "Power Down Well" that can be turned off
266 * when not needed anymore. We have 4 registers that can request the power well
267 * to be enabled, and it will only be disabled if none of the registers is
268 * requesting it to be enabled.
270 static void hsw_power_well_post_enable(struct drm_i915_private
*dev_priv
,
271 u8 irq_pipe_mask
, bool has_vga
)
273 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
276 * After we re-enable the power well, if we touch VGA register 0x3d5
277 * we'll get unclaimed register interrupts. This stops after we write
278 * anything to the VGA MSR register. The vgacon module uses this
279 * register all the time, so if we unbind our driver and, as a
280 * consequence, bind vgacon, we'll get stuck in an infinite loop at
281 * console_unlock(). So make here we touch the VGA MSR register, making
282 * sure vgacon can keep working normally without triggering interrupts
283 * and error messages.
286 vga_get_uninterruptible(pdev
, VGA_RSRC_LEGACY_IO
);
287 outb(inb(VGA_MSR_READ
), VGA_MSR_WRITE
);
288 vga_put(pdev
, VGA_RSRC_LEGACY_IO
);
292 gen8_irq_power_well_post_enable(dev_priv
, irq_pipe_mask
);
295 static void hsw_power_well_pre_disable(struct drm_i915_private
*dev_priv
,
299 gen8_irq_power_well_pre_disable(dev_priv
, irq_pipe_mask
);
303 static void hsw_wait_for_power_well_enable(struct drm_i915_private
*dev_priv
,
304 struct i915_power_well
*power_well
)
306 enum i915_power_well_id id
= power_well
->id
;
308 /* Timeout for PW1:10 us, AUX:not specified, other PWs:20 us. */
309 WARN_ON(intel_wait_for_register(dev_priv
,
310 HSW_PWR_WELL_CTL_DRIVER(id
),
311 HSW_PWR_WELL_CTL_STATE(id
),
312 HSW_PWR_WELL_CTL_STATE(id
),
316 static u32
hsw_power_well_requesters(struct drm_i915_private
*dev_priv
,
317 enum i915_power_well_id id
)
319 u32 req_mask
= HSW_PWR_WELL_CTL_REQ(id
);
322 ret
= I915_READ(HSW_PWR_WELL_CTL_BIOS(id
)) & req_mask
? 1 : 0;
323 ret
|= I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
)) & req_mask
? 2 : 0;
324 ret
|= I915_READ(HSW_PWR_WELL_CTL_KVMR
) & req_mask
? 4 : 0;
325 ret
|= I915_READ(HSW_PWR_WELL_CTL_DEBUG(id
)) & req_mask
? 8 : 0;
330 static void hsw_wait_for_power_well_disable(struct drm_i915_private
*dev_priv
,
331 struct i915_power_well
*power_well
)
333 enum i915_power_well_id id
= power_well
->id
;
338 * Bspec doesn't require waiting for PWs to get disabled, but still do
339 * this for paranoia. The known cases where a PW will be forced on:
340 * - a KVMR request on any power well via the KVMR request register
341 * - a DMC request on PW1 and MISC_IO power wells via the BIOS and
342 * DEBUG request registers
343 * Skip the wait in case any of the request bits are set and print a
344 * diagnostic message.
346 wait_for((disabled
= !(I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
)) &
347 HSW_PWR_WELL_CTL_STATE(id
))) ||
348 (reqs
= hsw_power_well_requesters(dev_priv
, id
)), 1);
352 DRM_DEBUG_KMS("%s forced on (bios:%d driver:%d kvmr:%d debug:%d)\n",
354 !!(reqs
& 1), !!(reqs
& 2), !!(reqs
& 4), !!(reqs
& 8));
357 static void gen9_wait_for_power_well_fuses(struct drm_i915_private
*dev_priv
,
358 enum skl_power_gate pg
)
360 /* Timeout 5us for PG#0, for other PGs 1us */
361 WARN_ON(intel_wait_for_register(dev_priv
, SKL_FUSE_STATUS
,
362 SKL_FUSE_PG_DIST_STATUS(pg
),
363 SKL_FUSE_PG_DIST_STATUS(pg
), 1));
366 static void hsw_power_well_enable(struct drm_i915_private
*dev_priv
,
367 struct i915_power_well
*power_well
)
369 enum i915_power_well_id id
= power_well
->id
;
370 bool wait_fuses
= power_well
->hsw
.has_fuses
;
371 enum skl_power_gate pg
;
375 pg
= SKL_PW_TO_PG(id
);
377 * For PW1 we have to wait both for the PW0/PG0 fuse state
378 * before enabling the power well and PW1/PG1's own fuse
379 * state after the enabling. For all other power wells with
380 * fuses we only have to wait for that PW/PG's fuse state
381 * after the enabling.
384 gen9_wait_for_power_well_fuses(dev_priv
, SKL_PG0
);
387 val
= I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
));
388 I915_WRITE(HSW_PWR_WELL_CTL_DRIVER(id
), val
| HSW_PWR_WELL_CTL_REQ(id
));
389 hsw_wait_for_power_well_enable(dev_priv
, power_well
);
392 gen9_wait_for_power_well_fuses(dev_priv
, pg
);
394 hsw_power_well_post_enable(dev_priv
, power_well
->hsw
.irq_pipe_mask
,
395 power_well
->hsw
.has_vga
);
398 static void hsw_power_well_disable(struct drm_i915_private
*dev_priv
,
399 struct i915_power_well
*power_well
)
401 enum i915_power_well_id id
= power_well
->id
;
404 hsw_power_well_pre_disable(dev_priv
, power_well
->hsw
.irq_pipe_mask
);
406 val
= I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
));
407 I915_WRITE(HSW_PWR_WELL_CTL_DRIVER(id
),
408 val
& ~HSW_PWR_WELL_CTL_REQ(id
));
409 hsw_wait_for_power_well_disable(dev_priv
, power_well
);
413 * We should only use the power well if we explicitly asked the hardware to
414 * enable it, so check if it's enabled and also check if we've requested it to
417 static bool hsw_power_well_enabled(struct drm_i915_private
*dev_priv
,
418 struct i915_power_well
*power_well
)
420 enum i915_power_well_id id
= power_well
->id
;
421 u32 mask
= HSW_PWR_WELL_CTL_REQ(id
) | HSW_PWR_WELL_CTL_STATE(id
);
423 return (I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
)) & mask
) == mask
;
426 static void assert_can_enable_dc9(struct drm_i915_private
*dev_priv
)
428 enum i915_power_well_id id
= SKL_DISP_PW_2
;
430 WARN_ONCE((I915_READ(DC_STATE_EN
) & DC_STATE_EN_DC9
),
431 "DC9 already programmed to be enabled.\n");
432 WARN_ONCE(I915_READ(DC_STATE_EN
) & DC_STATE_EN_UPTO_DC5
,
433 "DC5 still not disabled to enable DC9.\n");
434 WARN_ONCE(I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
)) &
435 HSW_PWR_WELL_CTL_REQ(id
),
436 "Power well 2 on.\n");
437 WARN_ONCE(intel_irqs_enabled(dev_priv
),
438 "Interrupts not disabled yet.\n");
441 * TODO: check for the following to verify the conditions to enter DC9
442 * state are satisfied:
443 * 1] Check relevant display engine registers to verify if mode set
444 * disable sequence was followed.
445 * 2] Check if display uninitialize sequence is initialized.
449 static void assert_can_disable_dc9(struct drm_i915_private
*dev_priv
)
451 WARN_ONCE(intel_irqs_enabled(dev_priv
),
452 "Interrupts not disabled yet.\n");
453 WARN_ONCE(I915_READ(DC_STATE_EN
) & DC_STATE_EN_UPTO_DC5
,
454 "DC5 still not disabled.\n");
457 * TODO: check for the following to verify DC9 state was indeed
458 * entered before programming to disable it:
459 * 1] Check relevant display engine registers to verify if mode
460 * set disable sequence was followed.
461 * 2] Check if display uninitialize sequence is initialized.
465 static void gen9_write_dc_state(struct drm_i915_private
*dev_priv
,
472 I915_WRITE(DC_STATE_EN
, state
);
474 /* It has been observed that disabling the dc6 state sometimes
475 * doesn't stick and dmc keeps returning old value. Make sure
476 * the write really sticks enough times and also force rewrite until
477 * we are confident that state is exactly what we want.
480 v
= I915_READ(DC_STATE_EN
);
483 I915_WRITE(DC_STATE_EN
, state
);
486 } else if (rereads
++ > 5) {
490 } while (rewrites
< 100);
493 DRM_ERROR("Writing dc state to 0x%x failed, now 0x%x\n",
496 /* Most of the times we need one retry, avoid spam */
498 DRM_DEBUG_KMS("Rewrote dc state to 0x%x %d times\n",
502 static u32
gen9_dc_mask(struct drm_i915_private
*dev_priv
)
506 mask
= DC_STATE_EN_UPTO_DC5
;
507 if (IS_GEN9_LP(dev_priv
))
508 mask
|= DC_STATE_EN_DC9
;
510 mask
|= DC_STATE_EN_UPTO_DC6
;
515 void gen9_sanitize_dc_state(struct drm_i915_private
*dev_priv
)
519 val
= I915_READ(DC_STATE_EN
) & gen9_dc_mask(dev_priv
);
521 DRM_DEBUG_KMS("Resetting DC state tracking from %02x to %02x\n",
522 dev_priv
->csr
.dc_state
, val
);
523 dev_priv
->csr
.dc_state
= val
;
526 static void gen9_set_dc_state(struct drm_i915_private
*dev_priv
, uint32_t state
)
531 if (WARN_ON_ONCE(state
& ~dev_priv
->csr
.allowed_dc_mask
))
532 state
&= dev_priv
->csr
.allowed_dc_mask
;
534 val
= I915_READ(DC_STATE_EN
);
535 mask
= gen9_dc_mask(dev_priv
);
536 DRM_DEBUG_KMS("Setting DC state from %02x to %02x\n",
539 /* Check if DMC is ignoring our DC state requests */
540 if ((val
& mask
) != dev_priv
->csr
.dc_state
)
541 DRM_ERROR("DC state mismatch (0x%x -> 0x%x)\n",
542 dev_priv
->csr
.dc_state
, val
& mask
);
547 gen9_write_dc_state(dev_priv
, val
);
549 dev_priv
->csr
.dc_state
= val
& mask
;
552 void bxt_enable_dc9(struct drm_i915_private
*dev_priv
)
554 assert_can_enable_dc9(dev_priv
);
556 DRM_DEBUG_KMS("Enabling DC9\n");
558 intel_power_sequencer_reset(dev_priv
);
559 gen9_set_dc_state(dev_priv
, DC_STATE_EN_DC9
);
562 void bxt_disable_dc9(struct drm_i915_private
*dev_priv
)
564 assert_can_disable_dc9(dev_priv
);
566 DRM_DEBUG_KMS("Disabling DC9\n");
568 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
570 intel_pps_unlock_regs_wa(dev_priv
);
573 static void assert_csr_loaded(struct drm_i915_private
*dev_priv
)
575 WARN_ONCE(!I915_READ(CSR_PROGRAM(0)),
576 "CSR program storage start is NULL\n");
577 WARN_ONCE(!I915_READ(CSR_SSP_BASE
), "CSR SSP Base Not fine\n");
578 WARN_ONCE(!I915_READ(CSR_HTP_SKL
), "CSR HTP Not fine\n");
581 static void assert_can_enable_dc5(struct drm_i915_private
*dev_priv
)
583 bool pg2_enabled
= intel_display_power_well_is_enabled(dev_priv
,
586 WARN_ONCE(pg2_enabled
, "PG2 not disabled to enable DC5.\n");
588 WARN_ONCE((I915_READ(DC_STATE_EN
) & DC_STATE_EN_UPTO_DC5
),
589 "DC5 already programmed to be enabled.\n");
590 assert_rpm_wakelock_held(dev_priv
);
592 assert_csr_loaded(dev_priv
);
595 void gen9_enable_dc5(struct drm_i915_private
*dev_priv
)
597 assert_can_enable_dc5(dev_priv
);
599 DRM_DEBUG_KMS("Enabling DC5\n");
601 gen9_set_dc_state(dev_priv
, DC_STATE_EN_UPTO_DC5
);
604 static void assert_can_enable_dc6(struct drm_i915_private
*dev_priv
)
606 WARN_ONCE(I915_READ(UTIL_PIN_CTL
) & UTIL_PIN_ENABLE
,
607 "Backlight is not disabled.\n");
608 WARN_ONCE((I915_READ(DC_STATE_EN
) & DC_STATE_EN_UPTO_DC6
),
609 "DC6 already programmed to be enabled.\n");
611 assert_csr_loaded(dev_priv
);
614 void skl_enable_dc6(struct drm_i915_private
*dev_priv
)
616 assert_can_enable_dc6(dev_priv
);
618 DRM_DEBUG_KMS("Enabling DC6\n");
620 gen9_set_dc_state(dev_priv
, DC_STATE_EN_UPTO_DC6
);
624 void skl_disable_dc6(struct drm_i915_private
*dev_priv
)
626 DRM_DEBUG_KMS("Disabling DC6\n");
628 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
631 static void hsw_power_well_sync_hw(struct drm_i915_private
*dev_priv
,
632 struct i915_power_well
*power_well
)
634 enum i915_power_well_id id
= power_well
->id
;
635 u32 mask
= HSW_PWR_WELL_CTL_REQ(id
);
636 u32 bios_req
= I915_READ(HSW_PWR_WELL_CTL_BIOS(id
));
638 /* Take over the request bit if set by BIOS. */
639 if (bios_req
& mask
) {
640 u32 drv_req
= I915_READ(HSW_PWR_WELL_CTL_DRIVER(id
));
642 if (!(drv_req
& mask
))
643 I915_WRITE(HSW_PWR_WELL_CTL_DRIVER(id
), drv_req
| mask
);
644 I915_WRITE(HSW_PWR_WELL_CTL_BIOS(id
), bios_req
& ~mask
);
648 static void bxt_dpio_cmn_power_well_enable(struct drm_i915_private
*dev_priv
,
649 struct i915_power_well
*power_well
)
651 bxt_ddi_phy_init(dev_priv
, power_well
->bxt
.phy
);
654 static void bxt_dpio_cmn_power_well_disable(struct drm_i915_private
*dev_priv
,
655 struct i915_power_well
*power_well
)
657 bxt_ddi_phy_uninit(dev_priv
, power_well
->bxt
.phy
);
660 static bool bxt_dpio_cmn_power_well_enabled(struct drm_i915_private
*dev_priv
,
661 struct i915_power_well
*power_well
)
663 return bxt_ddi_phy_is_enabled(dev_priv
, power_well
->bxt
.phy
);
666 static void bxt_verify_ddi_phy_power_wells(struct drm_i915_private
*dev_priv
)
668 struct i915_power_well
*power_well
;
670 power_well
= lookup_power_well(dev_priv
, BXT_DPIO_CMN_A
);
671 if (power_well
->count
> 0)
672 bxt_ddi_phy_verify_state(dev_priv
, power_well
->bxt
.phy
);
674 power_well
= lookup_power_well(dev_priv
, BXT_DPIO_CMN_BC
);
675 if (power_well
->count
> 0)
676 bxt_ddi_phy_verify_state(dev_priv
, power_well
->bxt
.phy
);
678 if (IS_GEMINILAKE(dev_priv
)) {
679 power_well
= lookup_power_well(dev_priv
, GLK_DPIO_CMN_C
);
680 if (power_well
->count
> 0)
681 bxt_ddi_phy_verify_state(dev_priv
, power_well
->bxt
.phy
);
685 static bool gen9_dc_off_power_well_enabled(struct drm_i915_private
*dev_priv
,
686 struct i915_power_well
*power_well
)
688 return (I915_READ(DC_STATE_EN
) & DC_STATE_EN_UPTO_DC5_DC6_MASK
) == 0;
691 static void gen9_assert_dbuf_enabled(struct drm_i915_private
*dev_priv
)
693 u32 tmp
= I915_READ(DBUF_CTL
);
695 WARN((tmp
& (DBUF_POWER_STATE
| DBUF_POWER_REQUEST
)) !=
696 (DBUF_POWER_STATE
| DBUF_POWER_REQUEST
),
697 "Unexpected DBuf power power state (0x%08x)\n", tmp
);
700 static void gen9_dc_off_power_well_enable(struct drm_i915_private
*dev_priv
,
701 struct i915_power_well
*power_well
)
703 struct intel_cdclk_state cdclk_state
= {};
705 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
707 dev_priv
->display
.get_cdclk(dev_priv
, &cdclk_state
);
708 WARN_ON(!intel_cdclk_state_compare(&dev_priv
->cdclk
.hw
, &cdclk_state
));
710 gen9_assert_dbuf_enabled(dev_priv
);
712 if (IS_GEN9_LP(dev_priv
))
713 bxt_verify_ddi_phy_power_wells(dev_priv
);
716 static void gen9_dc_off_power_well_disable(struct drm_i915_private
*dev_priv
,
717 struct i915_power_well
*power_well
)
719 if (!dev_priv
->csr
.dmc_payload
)
722 if (dev_priv
->csr
.allowed_dc_mask
& DC_STATE_EN_UPTO_DC6
)
723 skl_enable_dc6(dev_priv
);
724 else if (dev_priv
->csr
.allowed_dc_mask
& DC_STATE_EN_UPTO_DC5
)
725 gen9_enable_dc5(dev_priv
);
728 static void i9xx_power_well_sync_hw_noop(struct drm_i915_private
*dev_priv
,
729 struct i915_power_well
*power_well
)
733 static void i9xx_always_on_power_well_noop(struct drm_i915_private
*dev_priv
,
734 struct i915_power_well
*power_well
)
738 static bool i9xx_always_on_power_well_enabled(struct drm_i915_private
*dev_priv
,
739 struct i915_power_well
*power_well
)
744 static void i830_pipes_power_well_enable(struct drm_i915_private
*dev_priv
,
745 struct i915_power_well
*power_well
)
747 if ((I915_READ(PIPECONF(PIPE_A
)) & PIPECONF_ENABLE
) == 0)
748 i830_enable_pipe(dev_priv
, PIPE_A
);
749 if ((I915_READ(PIPECONF(PIPE_B
)) & PIPECONF_ENABLE
) == 0)
750 i830_enable_pipe(dev_priv
, PIPE_B
);
753 static void i830_pipes_power_well_disable(struct drm_i915_private
*dev_priv
,
754 struct i915_power_well
*power_well
)
756 i830_disable_pipe(dev_priv
, PIPE_B
);
757 i830_disable_pipe(dev_priv
, PIPE_A
);
760 static bool i830_pipes_power_well_enabled(struct drm_i915_private
*dev_priv
,
761 struct i915_power_well
*power_well
)
763 return I915_READ(PIPECONF(PIPE_A
)) & PIPECONF_ENABLE
&&
764 I915_READ(PIPECONF(PIPE_B
)) & PIPECONF_ENABLE
;
767 static void i830_pipes_power_well_sync_hw(struct drm_i915_private
*dev_priv
,
768 struct i915_power_well
*power_well
)
770 if (power_well
->count
> 0)
771 i830_pipes_power_well_enable(dev_priv
, power_well
);
773 i830_pipes_power_well_disable(dev_priv
, power_well
);
776 static void vlv_set_power_well(struct drm_i915_private
*dev_priv
,
777 struct i915_power_well
*power_well
, bool enable
)
779 enum i915_power_well_id power_well_id
= power_well
->id
;
784 mask
= PUNIT_PWRGT_MASK(power_well_id
);
785 state
= enable
? PUNIT_PWRGT_PWR_ON(power_well_id
) :
786 PUNIT_PWRGT_PWR_GATE(power_well_id
);
788 mutex_lock(&dev_priv
->rps
.hw_lock
);
791 ((vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) & mask) == state)
796 ctrl
= vlv_punit_read(dev_priv
, PUNIT_REG_PWRGT_CTRL
);
799 vlv_punit_write(dev_priv
, PUNIT_REG_PWRGT_CTRL
, ctrl
);
801 if (wait_for(COND
, 100))
802 DRM_ERROR("timeout setting power well state %08x (%08x)\n",
804 vlv_punit_read(dev_priv
, PUNIT_REG_PWRGT_CTRL
));
809 mutex_unlock(&dev_priv
->rps
.hw_lock
);
812 static void vlv_power_well_enable(struct drm_i915_private
*dev_priv
,
813 struct i915_power_well
*power_well
)
815 vlv_set_power_well(dev_priv
, power_well
, true);
818 static void vlv_power_well_disable(struct drm_i915_private
*dev_priv
,
819 struct i915_power_well
*power_well
)
821 vlv_set_power_well(dev_priv
, power_well
, false);
824 static bool vlv_power_well_enabled(struct drm_i915_private
*dev_priv
,
825 struct i915_power_well
*power_well
)
827 enum i915_power_well_id power_well_id
= power_well
->id
;
828 bool enabled
= false;
833 mask
= PUNIT_PWRGT_MASK(power_well_id
);
834 ctrl
= PUNIT_PWRGT_PWR_ON(power_well_id
);
836 mutex_lock(&dev_priv
->rps
.hw_lock
);
838 state
= vlv_punit_read(dev_priv
, PUNIT_REG_PWRGT_STATUS
) & mask
;
840 * We only ever set the power-on and power-gate states, anything
841 * else is unexpected.
843 WARN_ON(state
!= PUNIT_PWRGT_PWR_ON(power_well_id
) &&
844 state
!= PUNIT_PWRGT_PWR_GATE(power_well_id
));
849 * A transient state at this point would mean some unexpected party
850 * is poking at the power controls too.
852 ctrl
= vlv_punit_read(dev_priv
, PUNIT_REG_PWRGT_CTRL
) & mask
;
853 WARN_ON(ctrl
!= state
);
855 mutex_unlock(&dev_priv
->rps
.hw_lock
);
860 static void vlv_init_display_clock_gating(struct drm_i915_private
*dev_priv
)
865 * On driver load, a pipe may be active and driving a DSI display.
866 * Preserve DPOUNIT_CLOCK_GATE_DISABLE to avoid the pipe getting stuck
867 * (and never recovering) in this case. intel_dsi_post_disable() will
868 * clear it when we turn off the display.
870 val
= I915_READ(DSPCLK_GATE_D
);
871 val
&= DPOUNIT_CLOCK_GATE_DISABLE
;
872 val
|= VRHUNIT_CLOCK_GATE_DISABLE
;
873 I915_WRITE(DSPCLK_GATE_D
, val
);
876 * Disable trickle feed and enable pnd deadline calculation
878 I915_WRITE(MI_ARB_VLV
, MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE
);
879 I915_WRITE(CBR1_VLV
, 0);
881 WARN_ON(dev_priv
->rawclk_freq
== 0);
883 I915_WRITE(RAWCLK_FREQ_VLV
,
884 DIV_ROUND_CLOSEST(dev_priv
->rawclk_freq
, 1000));
887 static void vlv_display_power_well_init(struct drm_i915_private
*dev_priv
)
889 struct intel_encoder
*encoder
;
893 * Enable the CRI clock source so we can get at the
894 * display and the reference clock for VGA
895 * hotplug / manual detection. Supposedly DSI also
896 * needs the ref clock up and running.
898 * CHV DPLL B/C have some issues if VGA mode is enabled.
900 for_each_pipe(dev_priv
, pipe
) {
901 u32 val
= I915_READ(DPLL(pipe
));
903 val
|= DPLL_REF_CLK_ENABLE_VLV
| DPLL_VGA_MODE_DIS
;
905 val
|= DPLL_INTEGRATED_CRI_CLK_VLV
;
907 I915_WRITE(DPLL(pipe
), val
);
910 vlv_init_display_clock_gating(dev_priv
);
912 spin_lock_irq(&dev_priv
->irq_lock
);
913 valleyview_enable_display_irqs(dev_priv
);
914 spin_unlock_irq(&dev_priv
->irq_lock
);
917 * During driver initialization/resume we can avoid restoring the
918 * part of the HW/SW state that will be inited anyway explicitly.
920 if (dev_priv
->power_domains
.initializing
)
923 intel_hpd_init(dev_priv
);
925 /* Re-enable the ADPA, if we have one */
926 for_each_intel_encoder(&dev_priv
->drm
, encoder
) {
927 if (encoder
->type
== INTEL_OUTPUT_ANALOG
)
928 intel_crt_reset(&encoder
->base
);
931 i915_redisable_vga_power_on(dev_priv
);
933 intel_pps_unlock_regs_wa(dev_priv
);
936 static void vlv_display_power_well_deinit(struct drm_i915_private
*dev_priv
)
938 spin_lock_irq(&dev_priv
->irq_lock
);
939 valleyview_disable_display_irqs(dev_priv
);
940 spin_unlock_irq(&dev_priv
->irq_lock
);
942 /* make sure we're done processing display irqs */
943 synchronize_irq(dev_priv
->drm
.irq
);
945 intel_power_sequencer_reset(dev_priv
);
947 /* Prevent us from re-enabling polling on accident in late suspend */
948 if (!dev_priv
->drm
.dev
->power
.is_suspended
)
949 intel_hpd_poll_init(dev_priv
);
952 static void vlv_display_power_well_enable(struct drm_i915_private
*dev_priv
,
953 struct i915_power_well
*power_well
)
955 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DISP2D
);
957 vlv_set_power_well(dev_priv
, power_well
, true);
959 vlv_display_power_well_init(dev_priv
);
962 static void vlv_display_power_well_disable(struct drm_i915_private
*dev_priv
,
963 struct i915_power_well
*power_well
)
965 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DISP2D
);
967 vlv_display_power_well_deinit(dev_priv
);
969 vlv_set_power_well(dev_priv
, power_well
, false);
972 static void vlv_dpio_cmn_power_well_enable(struct drm_i915_private
*dev_priv
,
973 struct i915_power_well
*power_well
)
975 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_BC
);
977 /* since ref/cri clock was enabled */
978 udelay(1); /* >10ns for cmnreset, >0ns for sidereset */
980 vlv_set_power_well(dev_priv
, power_well
, true);
983 * From VLV2A0_DP_eDP_DPIO_driver_vbios_notes_10.docx -
984 * 6. De-assert cmn_reset/side_reset. Same as VLV X0.
985 * a. GUnit 0x2110 bit[0] set to 1 (def 0)
986 * b. The other bits such as sfr settings / modesel may all
989 * This should only be done on init and resume from S3 with
990 * both PLLs disabled, or we risk losing DPIO and PLL
993 I915_WRITE(DPIO_CTL
, I915_READ(DPIO_CTL
) | DPIO_CMNRST
);
996 static void vlv_dpio_cmn_power_well_disable(struct drm_i915_private
*dev_priv
,
997 struct i915_power_well
*power_well
)
1001 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_BC
);
1003 for_each_pipe(dev_priv
, pipe
)
1004 assert_pll_disabled(dev_priv
, pipe
);
1006 /* Assert common reset */
1007 I915_WRITE(DPIO_CTL
, I915_READ(DPIO_CTL
) & ~DPIO_CMNRST
);
1009 vlv_set_power_well(dev_priv
, power_well
, false);
1012 #define POWER_DOMAIN_MASK (GENMASK_ULL(POWER_DOMAIN_NUM - 1, 0))
1014 static struct i915_power_well
*
1015 lookup_power_well(struct drm_i915_private
*dev_priv
,
1016 enum i915_power_well_id power_well_id
)
1018 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1021 for (i
= 0; i
< power_domains
->power_well_count
; i
++) {
1022 struct i915_power_well
*power_well
;
1024 power_well
= &power_domains
->power_wells
[i
];
1025 if (power_well
->id
== power_well_id
)
1032 #define BITS_SET(val, bits) (((val) & (bits)) == (bits))
1034 static void assert_chv_phy_status(struct drm_i915_private
*dev_priv
)
1036 struct i915_power_well
*cmn_bc
=
1037 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DPIO_CMN_BC
);
1038 struct i915_power_well
*cmn_d
=
1039 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DPIO_CMN_D
);
1040 u32 phy_control
= dev_priv
->chv_phy_control
;
1042 u32 phy_status_mask
= 0xffffffff;
1045 * The BIOS can leave the PHY is some weird state
1046 * where it doesn't fully power down some parts.
1047 * Disable the asserts until the PHY has been fully
1048 * reset (ie. the power well has been disabled at
1051 if (!dev_priv
->chv_phy_assert
[DPIO_PHY0
])
1052 phy_status_mask
&= ~(PHY_STATUS_CMN_LDO(DPIO_PHY0
, DPIO_CH0
) |
1053 PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH0
, 0) |
1054 PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH0
, 1) |
1055 PHY_STATUS_CMN_LDO(DPIO_PHY0
, DPIO_CH1
) |
1056 PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH1
, 0) |
1057 PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH1
, 1));
1059 if (!dev_priv
->chv_phy_assert
[DPIO_PHY1
])
1060 phy_status_mask
&= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1
, DPIO_CH0
) |
1061 PHY_STATUS_SPLINE_LDO(DPIO_PHY1
, DPIO_CH0
, 0) |
1062 PHY_STATUS_SPLINE_LDO(DPIO_PHY1
, DPIO_CH0
, 1));
1064 if (cmn_bc
->ops
->is_enabled(dev_priv
, cmn_bc
)) {
1065 phy_status
|= PHY_POWERGOOD(DPIO_PHY0
);
1067 /* this assumes override is only used to enable lanes */
1068 if ((phy_control
& PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0
, DPIO_CH0
)) == 0)
1069 phy_control
|= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0
, DPIO_CH0
);
1071 if ((phy_control
& PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0
, DPIO_CH1
)) == 0)
1072 phy_control
|= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0
, DPIO_CH1
);
1074 /* CL1 is on whenever anything is on in either channel */
1075 if (BITS_SET(phy_control
,
1076 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0
, DPIO_CH0
) |
1077 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0
, DPIO_CH1
)))
1078 phy_status
|= PHY_STATUS_CMN_LDO(DPIO_PHY0
, DPIO_CH0
);
1081 * The DPLLB check accounts for the pipe B + port A usage
1082 * with CL2 powered up but all the lanes in the second channel
1085 if (BITS_SET(phy_control
,
1086 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0
, DPIO_CH1
)) &&
1087 (I915_READ(DPLL(PIPE_B
)) & DPLL_VCO_ENABLE
) == 0)
1088 phy_status
|= PHY_STATUS_CMN_LDO(DPIO_PHY0
, DPIO_CH1
);
1090 if (BITS_SET(phy_control
,
1091 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0
, DPIO_CH0
)))
1092 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH0
, 0);
1093 if (BITS_SET(phy_control
,
1094 PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0
, DPIO_CH0
)))
1095 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH0
, 1);
1097 if (BITS_SET(phy_control
,
1098 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0
, DPIO_CH1
)))
1099 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH1
, 0);
1100 if (BITS_SET(phy_control
,
1101 PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0
, DPIO_CH1
)))
1102 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY0
, DPIO_CH1
, 1);
1105 if (cmn_d
->ops
->is_enabled(dev_priv
, cmn_d
)) {
1106 phy_status
|= PHY_POWERGOOD(DPIO_PHY1
);
1108 /* this assumes override is only used to enable lanes */
1109 if ((phy_control
& PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1
, DPIO_CH0
)) == 0)
1110 phy_control
|= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1
, DPIO_CH0
);
1112 if (BITS_SET(phy_control
,
1113 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1
, DPIO_CH0
)))
1114 phy_status
|= PHY_STATUS_CMN_LDO(DPIO_PHY1
, DPIO_CH0
);
1116 if (BITS_SET(phy_control
,
1117 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY1
, DPIO_CH0
)))
1118 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY1
, DPIO_CH0
, 0);
1119 if (BITS_SET(phy_control
,
1120 PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY1
, DPIO_CH0
)))
1121 phy_status
|= PHY_STATUS_SPLINE_LDO(DPIO_PHY1
, DPIO_CH0
, 1);
1124 phy_status
&= phy_status_mask
;
1127 * The PHY may be busy with some initial calibration and whatnot,
1128 * so the power state can take a while to actually change.
1130 if (intel_wait_for_register(dev_priv
,
1135 DRM_ERROR("Unexpected PHY_STATUS 0x%08x, expected 0x%08x (PHY_CONTROL=0x%08x)\n",
1136 I915_READ(DISPLAY_PHY_STATUS
) & phy_status_mask
,
1137 phy_status
, dev_priv
->chv_phy_control
);
1142 static void chv_dpio_cmn_power_well_enable(struct drm_i915_private
*dev_priv
,
1143 struct i915_power_well
*power_well
)
1149 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_BC
&&
1150 power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_D
);
1152 if (power_well
->id
== PUNIT_POWER_WELL_DPIO_CMN_BC
) {
1160 /* since ref/cri clock was enabled */
1161 udelay(1); /* >10ns for cmnreset, >0ns for sidereset */
1162 vlv_set_power_well(dev_priv
, power_well
, true);
1164 /* Poll for phypwrgood signal */
1165 if (intel_wait_for_register(dev_priv
,
1170 DRM_ERROR("Display PHY %d is not power up\n", phy
);
1172 mutex_lock(&dev_priv
->sb_lock
);
1174 /* Enable dynamic power down */
1175 tmp
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW28
);
1176 tmp
|= DPIO_DYNPWRDOWNEN_CH0
| DPIO_CL1POWERDOWNEN
|
1177 DPIO_SUS_CLK_CONFIG_GATE_CLKREQ
;
1178 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW28
, tmp
);
1180 if (power_well
->id
== PUNIT_POWER_WELL_DPIO_CMN_BC
) {
1181 tmp
= vlv_dpio_read(dev_priv
, pipe
, _CHV_CMN_DW6_CH1
);
1182 tmp
|= DPIO_DYNPWRDOWNEN_CH1
;
1183 vlv_dpio_write(dev_priv
, pipe
, _CHV_CMN_DW6_CH1
, tmp
);
1186 * Force the non-existing CL2 off. BXT does this
1187 * too, so maybe it saves some power even though
1188 * CL2 doesn't exist?
1190 tmp
= vlv_dpio_read(dev_priv
, pipe
, CHV_CMN_DW30
);
1191 tmp
|= DPIO_CL2_LDOFUSE_PWRENB
;
1192 vlv_dpio_write(dev_priv
, pipe
, CHV_CMN_DW30
, tmp
);
1195 mutex_unlock(&dev_priv
->sb_lock
);
1197 dev_priv
->chv_phy_control
|= PHY_COM_LANE_RESET_DEASSERT(phy
);
1198 I915_WRITE(DISPLAY_PHY_CONTROL
, dev_priv
->chv_phy_control
);
1200 DRM_DEBUG_KMS("Enabled DPIO PHY%d (PHY_CONTROL=0x%08x)\n",
1201 phy
, dev_priv
->chv_phy_control
);
1203 assert_chv_phy_status(dev_priv
);
1206 static void chv_dpio_cmn_power_well_disable(struct drm_i915_private
*dev_priv
,
1207 struct i915_power_well
*power_well
)
1211 WARN_ON_ONCE(power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_BC
&&
1212 power_well
->id
!= PUNIT_POWER_WELL_DPIO_CMN_D
);
1214 if (power_well
->id
== PUNIT_POWER_WELL_DPIO_CMN_BC
) {
1216 assert_pll_disabled(dev_priv
, PIPE_A
);
1217 assert_pll_disabled(dev_priv
, PIPE_B
);
1220 assert_pll_disabled(dev_priv
, PIPE_C
);
1223 dev_priv
->chv_phy_control
&= ~PHY_COM_LANE_RESET_DEASSERT(phy
);
1224 I915_WRITE(DISPLAY_PHY_CONTROL
, dev_priv
->chv_phy_control
);
1226 vlv_set_power_well(dev_priv
, power_well
, false);
1228 DRM_DEBUG_KMS("Disabled DPIO PHY%d (PHY_CONTROL=0x%08x)\n",
1229 phy
, dev_priv
->chv_phy_control
);
1231 /* PHY is fully reset now, so we can enable the PHY state asserts */
1232 dev_priv
->chv_phy_assert
[phy
] = true;
1234 assert_chv_phy_status(dev_priv
);
1237 static void assert_chv_phy_powergate(struct drm_i915_private
*dev_priv
, enum dpio_phy phy
,
1238 enum dpio_channel ch
, bool override
, unsigned int mask
)
1240 enum pipe pipe
= phy
== DPIO_PHY0
? PIPE_A
: PIPE_C
;
1241 u32 reg
, val
, expected
, actual
;
1244 * The BIOS can leave the PHY is some weird state
1245 * where it doesn't fully power down some parts.
1246 * Disable the asserts until the PHY has been fully
1247 * reset (ie. the power well has been disabled at
1250 if (!dev_priv
->chv_phy_assert
[phy
])
1254 reg
= _CHV_CMN_DW0_CH0
;
1256 reg
= _CHV_CMN_DW6_CH1
;
1258 mutex_lock(&dev_priv
->sb_lock
);
1259 val
= vlv_dpio_read(dev_priv
, pipe
, reg
);
1260 mutex_unlock(&dev_priv
->sb_lock
);
1263 * This assumes !override is only used when the port is disabled.
1264 * All lanes should power down even without the override when
1265 * the port is disabled.
1267 if (!override
|| mask
== 0xf) {
1268 expected
= DPIO_ALLDL_POWERDOWN
| DPIO_ANYDL_POWERDOWN
;
1270 * If CH1 common lane is not active anymore
1271 * (eg. for pipe B DPLL) the entire channel will
1272 * shut down, which causes the common lane registers
1273 * to read as 0. That means we can't actually check
1274 * the lane power down status bits, but as the entire
1275 * register reads as 0 it's a good indication that the
1276 * channel is indeed entirely powered down.
1278 if (ch
== DPIO_CH1
&& val
== 0)
1280 } else if (mask
!= 0x0) {
1281 expected
= DPIO_ANYDL_POWERDOWN
;
1287 actual
= val
>> DPIO_ANYDL_POWERDOWN_SHIFT_CH0
;
1289 actual
= val
>> DPIO_ANYDL_POWERDOWN_SHIFT_CH1
;
1290 actual
&= DPIO_ALLDL_POWERDOWN
| DPIO_ANYDL_POWERDOWN
;
1292 WARN(actual
!= expected
,
1293 "Unexpected DPIO lane power down: all %d, any %d. Expected: all %d, any %d. (0x%x = 0x%08x)\n",
1294 !!(actual
& DPIO_ALLDL_POWERDOWN
), !!(actual
& DPIO_ANYDL_POWERDOWN
),
1295 !!(expected
& DPIO_ALLDL_POWERDOWN
), !!(expected
& DPIO_ANYDL_POWERDOWN
),
1299 bool chv_phy_powergate_ch(struct drm_i915_private
*dev_priv
, enum dpio_phy phy
,
1300 enum dpio_channel ch
, bool override
)
1302 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1305 mutex_lock(&power_domains
->lock
);
1307 was_override
= dev_priv
->chv_phy_control
& PHY_CH_POWER_DOWN_OVRD_EN(phy
, ch
);
1309 if (override
== was_override
)
1313 dev_priv
->chv_phy_control
|= PHY_CH_POWER_DOWN_OVRD_EN(phy
, ch
);
1315 dev_priv
->chv_phy_control
&= ~PHY_CH_POWER_DOWN_OVRD_EN(phy
, ch
);
1317 I915_WRITE(DISPLAY_PHY_CONTROL
, dev_priv
->chv_phy_control
);
1319 DRM_DEBUG_KMS("Power gating DPIO PHY%d CH%d (DPIO_PHY_CONTROL=0x%08x)\n",
1320 phy
, ch
, dev_priv
->chv_phy_control
);
1322 assert_chv_phy_status(dev_priv
);
1325 mutex_unlock(&power_domains
->lock
);
1327 return was_override
;
1330 void chv_phy_powergate_lanes(struct intel_encoder
*encoder
,
1331 bool override
, unsigned int mask
)
1333 struct drm_i915_private
*dev_priv
= to_i915(encoder
->base
.dev
);
1334 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1335 enum dpio_phy phy
= vlv_dport_to_phy(enc_to_dig_port(&encoder
->base
));
1336 enum dpio_channel ch
= vlv_dport_to_channel(enc_to_dig_port(&encoder
->base
));
1338 mutex_lock(&power_domains
->lock
);
1340 dev_priv
->chv_phy_control
&= ~PHY_CH_POWER_DOWN_OVRD(0xf, phy
, ch
);
1341 dev_priv
->chv_phy_control
|= PHY_CH_POWER_DOWN_OVRD(mask
, phy
, ch
);
1344 dev_priv
->chv_phy_control
|= PHY_CH_POWER_DOWN_OVRD_EN(phy
, ch
);
1346 dev_priv
->chv_phy_control
&= ~PHY_CH_POWER_DOWN_OVRD_EN(phy
, ch
);
1348 I915_WRITE(DISPLAY_PHY_CONTROL
, dev_priv
->chv_phy_control
);
1350 DRM_DEBUG_KMS("Power gating DPIO PHY%d CH%d lanes 0x%x (PHY_CONTROL=0x%08x)\n",
1351 phy
, ch
, mask
, dev_priv
->chv_phy_control
);
1353 assert_chv_phy_status(dev_priv
);
1355 assert_chv_phy_powergate(dev_priv
, phy
, ch
, override
, mask
);
1357 mutex_unlock(&power_domains
->lock
);
1360 static bool chv_pipe_power_well_enabled(struct drm_i915_private
*dev_priv
,
1361 struct i915_power_well
*power_well
)
1363 enum pipe pipe
= PIPE_A
;
1367 mutex_lock(&dev_priv
->rps
.hw_lock
);
1369 state
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) & DP_SSS_MASK(pipe
);
1371 * We only ever set the power-on and power-gate states, anything
1372 * else is unexpected.
1374 WARN_ON(state
!= DP_SSS_PWR_ON(pipe
) && state
!= DP_SSS_PWR_GATE(pipe
));
1375 enabled
= state
== DP_SSS_PWR_ON(pipe
);
1378 * A transient state at this point would mean some unexpected party
1379 * is poking at the power controls too.
1381 ctrl
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
) & DP_SSC_MASK(pipe
);
1382 WARN_ON(ctrl
<< 16 != state
);
1384 mutex_unlock(&dev_priv
->rps
.hw_lock
);
1389 static void chv_set_pipe_power_well(struct drm_i915_private
*dev_priv
,
1390 struct i915_power_well
*power_well
,
1393 enum pipe pipe
= PIPE_A
;
1397 state
= enable
? DP_SSS_PWR_ON(pipe
) : DP_SSS_PWR_GATE(pipe
);
1399 mutex_lock(&dev_priv
->rps
.hw_lock
);
1402 ((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & DP_SSS_MASK(pipe)) == state)
1407 ctrl
= vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
);
1408 ctrl
&= ~DP_SSC_MASK(pipe
);
1409 ctrl
|= enable
? DP_SSC_PWR_ON(pipe
) : DP_SSC_PWR_GATE(pipe
);
1410 vlv_punit_write(dev_priv
, PUNIT_REG_DSPFREQ
, ctrl
);
1412 if (wait_for(COND
, 100))
1413 DRM_ERROR("timeout setting power well state %08x (%08x)\n",
1415 vlv_punit_read(dev_priv
, PUNIT_REG_DSPFREQ
));
1420 mutex_unlock(&dev_priv
->rps
.hw_lock
);
1423 static void chv_pipe_power_well_enable(struct drm_i915_private
*dev_priv
,
1424 struct i915_power_well
*power_well
)
1426 WARN_ON_ONCE(power_well
->id
!= CHV_DISP_PW_PIPE_A
);
1428 chv_set_pipe_power_well(dev_priv
, power_well
, true);
1430 vlv_display_power_well_init(dev_priv
);
1433 static void chv_pipe_power_well_disable(struct drm_i915_private
*dev_priv
,
1434 struct i915_power_well
*power_well
)
1436 WARN_ON_ONCE(power_well
->id
!= CHV_DISP_PW_PIPE_A
);
1438 vlv_display_power_well_deinit(dev_priv
);
1440 chv_set_pipe_power_well(dev_priv
, power_well
, false);
1444 __intel_display_power_get_domain(struct drm_i915_private
*dev_priv
,
1445 enum intel_display_power_domain domain
)
1447 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1448 struct i915_power_well
*power_well
;
1450 for_each_power_domain_well(dev_priv
, power_well
, BIT_ULL(domain
))
1451 intel_power_well_get(dev_priv
, power_well
);
1453 power_domains
->domain_use_count
[domain
]++;
1457 * intel_display_power_get - grab a power domain reference
1458 * @dev_priv: i915 device instance
1459 * @domain: power domain to reference
1461 * This function grabs a power domain reference for @domain and ensures that the
1462 * power domain and all its parents are powered up. Therefore users should only
1463 * grab a reference to the innermost power domain they need.
1465 * Any power domain reference obtained by this function must have a symmetric
1466 * call to intel_display_power_put() to release the reference again.
1468 void intel_display_power_get(struct drm_i915_private
*dev_priv
,
1469 enum intel_display_power_domain domain
)
1471 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1473 intel_runtime_pm_get(dev_priv
);
1475 mutex_lock(&power_domains
->lock
);
1477 __intel_display_power_get_domain(dev_priv
, domain
);
1479 mutex_unlock(&power_domains
->lock
);
1483 * intel_display_power_get_if_enabled - grab a reference for an enabled display power domain
1484 * @dev_priv: i915 device instance
1485 * @domain: power domain to reference
1487 * This function grabs a power domain reference for @domain and ensures that the
1488 * power domain and all its parents are powered up. Therefore users should only
1489 * grab a reference to the innermost power domain they need.
1491 * Any power domain reference obtained by this function must have a symmetric
1492 * call to intel_display_power_put() to release the reference again.
1494 bool intel_display_power_get_if_enabled(struct drm_i915_private
*dev_priv
,
1495 enum intel_display_power_domain domain
)
1497 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
1500 if (!intel_runtime_pm_get_if_in_use(dev_priv
))
1503 mutex_lock(&power_domains
->lock
);
1505 if (__intel_display_power_is_enabled(dev_priv
, domain
)) {
1506 __intel_display_power_get_domain(dev_priv
, domain
);
1512 mutex_unlock(&power_domains
->lock
);
1515 intel_runtime_pm_put(dev_priv
);
1521 * intel_display_power_put - release a power domain reference
1522 * @dev_priv: i915 device instance
1523 * @domain: power domain to reference
1525 * This function drops the power domain reference obtained by
1526 * intel_display_power_get() and might power down the corresponding hardware
1527 * block right away if this is the last reference.
1529 void intel_display_power_put(struct drm_i915_private
*dev_priv
,
1530 enum intel_display_power_domain domain
)
1532 struct i915_power_domains
*power_domains
;
1533 struct i915_power_well
*power_well
;
1535 power_domains
= &dev_priv
->power_domains
;
1537 mutex_lock(&power_domains
->lock
);
1539 WARN(!power_domains
->domain_use_count
[domain
],
1540 "Use count on domain %s is already zero\n",
1541 intel_display_power_domain_str(domain
));
1542 power_domains
->domain_use_count
[domain
]--;
1544 for_each_power_domain_well_rev(dev_priv
, power_well
, BIT_ULL(domain
))
1545 intel_power_well_put(dev_priv
, power_well
);
1547 mutex_unlock(&power_domains
->lock
);
1549 intel_runtime_pm_put(dev_priv
);
1552 #define I830_PIPES_POWER_DOMAINS ( \
1553 BIT_ULL(POWER_DOMAIN_PIPE_A) | \
1554 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1555 BIT_ULL(POWER_DOMAIN_PIPE_A_PANEL_FITTER) | \
1556 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1557 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1558 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1559 BIT_ULL(POWER_DOMAIN_INIT))
1561 #define VLV_DISPLAY_POWER_DOMAINS ( \
1562 BIT_ULL(POWER_DOMAIN_PIPE_A) | \
1563 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1564 BIT_ULL(POWER_DOMAIN_PIPE_A_PANEL_FITTER) | \
1565 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1566 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1567 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1568 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1569 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1570 BIT_ULL(POWER_DOMAIN_PORT_DSI) | \
1571 BIT_ULL(POWER_DOMAIN_PORT_CRT) | \
1572 BIT_ULL(POWER_DOMAIN_VGA) | \
1573 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1574 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1575 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1576 BIT_ULL(POWER_DOMAIN_GMBUS) | \
1577 BIT_ULL(POWER_DOMAIN_INIT))
1579 #define VLV_DPIO_CMN_BC_POWER_DOMAINS ( \
1580 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1581 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1582 BIT_ULL(POWER_DOMAIN_PORT_CRT) | \
1583 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1584 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1585 BIT_ULL(POWER_DOMAIN_INIT))
1587 #define VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS ( \
1588 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1589 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1590 BIT_ULL(POWER_DOMAIN_INIT))
1592 #define VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS ( \
1593 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1594 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1595 BIT_ULL(POWER_DOMAIN_INIT))
1597 #define VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS ( \
1598 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1599 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1600 BIT_ULL(POWER_DOMAIN_INIT))
1602 #define VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS ( \
1603 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1604 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1605 BIT_ULL(POWER_DOMAIN_INIT))
1607 #define CHV_DISPLAY_POWER_DOMAINS ( \
1608 BIT_ULL(POWER_DOMAIN_PIPE_A) | \
1609 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1610 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1611 BIT_ULL(POWER_DOMAIN_PIPE_A_PANEL_FITTER) | \
1612 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1613 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1614 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1615 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1616 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1617 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1618 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1619 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1620 BIT_ULL(POWER_DOMAIN_PORT_DSI) | \
1621 BIT_ULL(POWER_DOMAIN_VGA) | \
1622 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1623 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1624 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1625 BIT_ULL(POWER_DOMAIN_AUX_D) | \
1626 BIT_ULL(POWER_DOMAIN_GMBUS) | \
1627 BIT_ULL(POWER_DOMAIN_INIT))
1629 #define CHV_DPIO_CMN_BC_POWER_DOMAINS ( \
1630 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1631 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1632 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1633 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1634 BIT_ULL(POWER_DOMAIN_INIT))
1636 #define CHV_DPIO_CMN_D_POWER_DOMAINS ( \
1637 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1638 BIT_ULL(POWER_DOMAIN_AUX_D) | \
1639 BIT_ULL(POWER_DOMAIN_INIT))
1641 #define HSW_DISPLAY_POWER_DOMAINS ( \
1642 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1643 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1644 BIT_ULL(POWER_DOMAIN_PIPE_A_PANEL_FITTER) | \
1645 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1646 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1647 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1648 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1649 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1650 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1651 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1652 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1653 BIT_ULL(POWER_DOMAIN_PORT_CRT) | /* DDI E */ \
1654 BIT_ULL(POWER_DOMAIN_VGA) | \
1655 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1656 BIT_ULL(POWER_DOMAIN_INIT))
1658 #define BDW_DISPLAY_POWER_DOMAINS ( \
1659 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1660 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1661 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1662 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1663 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1664 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1665 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1666 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1667 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1668 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1669 BIT_ULL(POWER_DOMAIN_PORT_CRT) | /* DDI E */ \
1670 BIT_ULL(POWER_DOMAIN_VGA) | \
1671 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1672 BIT_ULL(POWER_DOMAIN_INIT))
1674 #define SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS ( \
1675 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1676 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1677 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1678 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1679 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1680 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1681 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1682 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1683 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1684 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1685 BIT_ULL(POWER_DOMAIN_PORT_DDI_E_LANES) | \
1686 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1687 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1688 BIT_ULL(POWER_DOMAIN_AUX_D) | \
1689 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1690 BIT_ULL(POWER_DOMAIN_VGA) | \
1691 BIT_ULL(POWER_DOMAIN_INIT))
1692 #define SKL_DISPLAY_DDI_IO_A_E_POWER_DOMAINS ( \
1693 BIT_ULL(POWER_DOMAIN_PORT_DDI_A_IO) | \
1694 BIT_ULL(POWER_DOMAIN_PORT_DDI_E_IO) | \
1695 BIT_ULL(POWER_DOMAIN_INIT))
1696 #define SKL_DISPLAY_DDI_IO_B_POWER_DOMAINS ( \
1697 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_IO) | \
1698 BIT_ULL(POWER_DOMAIN_INIT))
1699 #define SKL_DISPLAY_DDI_IO_C_POWER_DOMAINS ( \
1700 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_IO) | \
1701 BIT_ULL(POWER_DOMAIN_INIT))
1702 #define SKL_DISPLAY_DDI_IO_D_POWER_DOMAINS ( \
1703 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_IO) | \
1704 BIT_ULL(POWER_DOMAIN_INIT))
1705 #define SKL_DISPLAY_DC_OFF_POWER_DOMAINS ( \
1706 SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS | \
1707 BIT_ULL(POWER_DOMAIN_MODESET) | \
1708 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1709 BIT_ULL(POWER_DOMAIN_INIT))
1711 #define BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS ( \
1712 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1713 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1714 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1715 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1716 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1717 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1718 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1719 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1720 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1721 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1722 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1723 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1724 BIT_ULL(POWER_DOMAIN_VGA) | \
1725 BIT_ULL(POWER_DOMAIN_GMBUS) | \
1726 BIT_ULL(POWER_DOMAIN_INIT))
1727 #define BXT_DISPLAY_DC_OFF_POWER_DOMAINS ( \
1728 BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS | \
1729 BIT_ULL(POWER_DOMAIN_MODESET) | \
1730 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1731 BIT_ULL(POWER_DOMAIN_INIT))
1732 #define BXT_DPIO_CMN_A_POWER_DOMAINS ( \
1733 BIT_ULL(POWER_DOMAIN_PORT_DDI_A_LANES) | \
1734 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1735 BIT_ULL(POWER_DOMAIN_INIT))
1736 #define BXT_DPIO_CMN_BC_POWER_DOMAINS ( \
1737 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1738 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1739 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1740 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1741 BIT_ULL(POWER_DOMAIN_INIT))
1743 #define GLK_DISPLAY_POWERWELL_2_POWER_DOMAINS ( \
1744 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1745 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1746 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1747 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1748 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1749 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1750 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1751 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1752 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1753 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1754 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1755 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1756 BIT_ULL(POWER_DOMAIN_VGA) | \
1757 BIT_ULL(POWER_DOMAIN_INIT))
1758 #define GLK_DISPLAY_DDI_IO_A_POWER_DOMAINS ( \
1759 BIT_ULL(POWER_DOMAIN_PORT_DDI_A_IO))
1760 #define GLK_DISPLAY_DDI_IO_B_POWER_DOMAINS ( \
1761 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_IO))
1762 #define GLK_DISPLAY_DDI_IO_C_POWER_DOMAINS ( \
1763 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_IO))
1764 #define GLK_DPIO_CMN_A_POWER_DOMAINS ( \
1765 BIT_ULL(POWER_DOMAIN_PORT_DDI_A_LANES) | \
1766 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1767 BIT_ULL(POWER_DOMAIN_INIT))
1768 #define GLK_DPIO_CMN_B_POWER_DOMAINS ( \
1769 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1770 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1771 BIT_ULL(POWER_DOMAIN_INIT))
1772 #define GLK_DPIO_CMN_C_POWER_DOMAINS ( \
1773 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1774 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1775 BIT_ULL(POWER_DOMAIN_INIT))
1776 #define GLK_DISPLAY_AUX_A_POWER_DOMAINS ( \
1777 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1778 BIT_ULL(POWER_DOMAIN_INIT))
1779 #define GLK_DISPLAY_AUX_B_POWER_DOMAINS ( \
1780 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1781 BIT_ULL(POWER_DOMAIN_INIT))
1782 #define GLK_DISPLAY_AUX_C_POWER_DOMAINS ( \
1783 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1784 BIT_ULL(POWER_DOMAIN_INIT))
1785 #define GLK_DISPLAY_DC_OFF_POWER_DOMAINS ( \
1786 GLK_DISPLAY_POWERWELL_2_POWER_DOMAINS | \
1787 BIT_ULL(POWER_DOMAIN_MODESET) | \
1788 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1789 BIT_ULL(POWER_DOMAIN_INIT))
1791 #define CNL_DISPLAY_POWERWELL_2_POWER_DOMAINS ( \
1792 BIT_ULL(POWER_DOMAIN_TRANSCODER_A) | \
1793 BIT_ULL(POWER_DOMAIN_PIPE_B) | \
1794 BIT_ULL(POWER_DOMAIN_TRANSCODER_B) | \
1795 BIT_ULL(POWER_DOMAIN_PIPE_C) | \
1796 BIT_ULL(POWER_DOMAIN_TRANSCODER_C) | \
1797 BIT_ULL(POWER_DOMAIN_PIPE_B_PANEL_FITTER) | \
1798 BIT_ULL(POWER_DOMAIN_PIPE_C_PANEL_FITTER) | \
1799 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_LANES) | \
1800 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_LANES) | \
1801 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_LANES) | \
1802 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1803 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1804 BIT_ULL(POWER_DOMAIN_AUX_D) | \
1805 BIT_ULL(POWER_DOMAIN_AUDIO) | \
1806 BIT_ULL(POWER_DOMAIN_VGA) | \
1807 BIT_ULL(POWER_DOMAIN_INIT))
1808 #define CNL_DISPLAY_DDI_A_IO_POWER_DOMAINS ( \
1809 BIT_ULL(POWER_DOMAIN_PORT_DDI_A_IO) | \
1810 BIT_ULL(POWER_DOMAIN_INIT))
1811 #define CNL_DISPLAY_DDI_B_IO_POWER_DOMAINS ( \
1812 BIT_ULL(POWER_DOMAIN_PORT_DDI_B_IO) | \
1813 BIT_ULL(POWER_DOMAIN_INIT))
1814 #define CNL_DISPLAY_DDI_C_IO_POWER_DOMAINS ( \
1815 BIT_ULL(POWER_DOMAIN_PORT_DDI_C_IO) | \
1816 BIT_ULL(POWER_DOMAIN_INIT))
1817 #define CNL_DISPLAY_DDI_D_IO_POWER_DOMAINS ( \
1818 BIT_ULL(POWER_DOMAIN_PORT_DDI_D_IO) | \
1819 BIT_ULL(POWER_DOMAIN_INIT))
1820 #define CNL_DISPLAY_AUX_A_POWER_DOMAINS ( \
1821 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1822 BIT_ULL(POWER_DOMAIN_INIT))
1823 #define CNL_DISPLAY_AUX_B_POWER_DOMAINS ( \
1824 BIT_ULL(POWER_DOMAIN_AUX_B) | \
1825 BIT_ULL(POWER_DOMAIN_INIT))
1826 #define CNL_DISPLAY_AUX_C_POWER_DOMAINS ( \
1827 BIT_ULL(POWER_DOMAIN_AUX_C) | \
1828 BIT_ULL(POWER_DOMAIN_INIT))
1829 #define CNL_DISPLAY_AUX_D_POWER_DOMAINS ( \
1830 BIT_ULL(POWER_DOMAIN_AUX_D) | \
1831 BIT_ULL(POWER_DOMAIN_INIT))
1832 #define CNL_DISPLAY_DC_OFF_POWER_DOMAINS ( \
1833 CNL_DISPLAY_POWERWELL_2_POWER_DOMAINS | \
1834 BIT_ULL(POWER_DOMAIN_MODESET) | \
1835 BIT_ULL(POWER_DOMAIN_AUX_A) | \
1836 BIT_ULL(POWER_DOMAIN_INIT))
1838 static const struct i915_power_well_ops i9xx_always_on_power_well_ops
= {
1839 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1840 .enable
= i9xx_always_on_power_well_noop
,
1841 .disable
= i9xx_always_on_power_well_noop
,
1842 .is_enabled
= i9xx_always_on_power_well_enabled
,
1845 static const struct i915_power_well_ops chv_pipe_power_well_ops
= {
1846 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1847 .enable
= chv_pipe_power_well_enable
,
1848 .disable
= chv_pipe_power_well_disable
,
1849 .is_enabled
= chv_pipe_power_well_enabled
,
1852 static const struct i915_power_well_ops chv_dpio_cmn_power_well_ops
= {
1853 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1854 .enable
= chv_dpio_cmn_power_well_enable
,
1855 .disable
= chv_dpio_cmn_power_well_disable
,
1856 .is_enabled
= vlv_power_well_enabled
,
1859 static struct i915_power_well i9xx_always_on_power_well
[] = {
1861 .name
= "always-on",
1863 .domains
= POWER_DOMAIN_MASK
,
1864 .ops
= &i9xx_always_on_power_well_ops
,
1865 .id
= I915_DISP_PW_ALWAYS_ON
,
1869 static const struct i915_power_well_ops i830_pipes_power_well_ops
= {
1870 .sync_hw
= i830_pipes_power_well_sync_hw
,
1871 .enable
= i830_pipes_power_well_enable
,
1872 .disable
= i830_pipes_power_well_disable
,
1873 .is_enabled
= i830_pipes_power_well_enabled
,
1876 static struct i915_power_well i830_power_wells
[] = {
1878 .name
= "always-on",
1880 .domains
= POWER_DOMAIN_MASK
,
1881 .ops
= &i9xx_always_on_power_well_ops
,
1882 .id
= I915_DISP_PW_ALWAYS_ON
,
1886 .domains
= I830_PIPES_POWER_DOMAINS
,
1887 .ops
= &i830_pipes_power_well_ops
,
1888 .id
= I830_DISP_PW_PIPES
,
1892 static const struct i915_power_well_ops hsw_power_well_ops
= {
1893 .sync_hw
= hsw_power_well_sync_hw
,
1894 .enable
= hsw_power_well_enable
,
1895 .disable
= hsw_power_well_disable
,
1896 .is_enabled
= hsw_power_well_enabled
,
1899 static const struct i915_power_well_ops gen9_dc_off_power_well_ops
= {
1900 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1901 .enable
= gen9_dc_off_power_well_enable
,
1902 .disable
= gen9_dc_off_power_well_disable
,
1903 .is_enabled
= gen9_dc_off_power_well_enabled
,
1906 static const struct i915_power_well_ops bxt_dpio_cmn_power_well_ops
= {
1907 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1908 .enable
= bxt_dpio_cmn_power_well_enable
,
1909 .disable
= bxt_dpio_cmn_power_well_disable
,
1910 .is_enabled
= bxt_dpio_cmn_power_well_enabled
,
1913 static struct i915_power_well hsw_power_wells
[] = {
1915 .name
= "always-on",
1917 .domains
= POWER_DOMAIN_MASK
,
1918 .ops
= &i9xx_always_on_power_well_ops
,
1919 .id
= I915_DISP_PW_ALWAYS_ON
,
1923 .domains
= HSW_DISPLAY_POWER_DOMAINS
,
1924 .ops
= &hsw_power_well_ops
,
1925 .id
= HSW_DISP_PW_GLOBAL
,
1927 .hsw
.has_vga
= true,
1932 static struct i915_power_well bdw_power_wells
[] = {
1934 .name
= "always-on",
1936 .domains
= POWER_DOMAIN_MASK
,
1937 .ops
= &i9xx_always_on_power_well_ops
,
1938 .id
= I915_DISP_PW_ALWAYS_ON
,
1942 .domains
= BDW_DISPLAY_POWER_DOMAINS
,
1943 .ops
= &hsw_power_well_ops
,
1944 .id
= HSW_DISP_PW_GLOBAL
,
1946 .hsw
.irq_pipe_mask
= BIT(PIPE_B
) | BIT(PIPE_C
),
1947 .hsw
.has_vga
= true,
1952 static const struct i915_power_well_ops vlv_display_power_well_ops
= {
1953 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1954 .enable
= vlv_display_power_well_enable
,
1955 .disable
= vlv_display_power_well_disable
,
1956 .is_enabled
= vlv_power_well_enabled
,
1959 static const struct i915_power_well_ops vlv_dpio_cmn_power_well_ops
= {
1960 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1961 .enable
= vlv_dpio_cmn_power_well_enable
,
1962 .disable
= vlv_dpio_cmn_power_well_disable
,
1963 .is_enabled
= vlv_power_well_enabled
,
1966 static const struct i915_power_well_ops vlv_dpio_power_well_ops
= {
1967 .sync_hw
= i9xx_power_well_sync_hw_noop
,
1968 .enable
= vlv_power_well_enable
,
1969 .disable
= vlv_power_well_disable
,
1970 .is_enabled
= vlv_power_well_enabled
,
1973 static struct i915_power_well vlv_power_wells
[] = {
1975 .name
= "always-on",
1977 .domains
= POWER_DOMAIN_MASK
,
1978 .ops
= &i9xx_always_on_power_well_ops
,
1979 .id
= I915_DISP_PW_ALWAYS_ON
,
1983 .domains
= VLV_DISPLAY_POWER_DOMAINS
,
1984 .id
= PUNIT_POWER_WELL_DISP2D
,
1985 .ops
= &vlv_display_power_well_ops
,
1988 .name
= "dpio-tx-b-01",
1989 .domains
= VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS
|
1990 VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS
|
1991 VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS
|
1992 VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS
,
1993 .ops
= &vlv_dpio_power_well_ops
,
1994 .id
= PUNIT_POWER_WELL_DPIO_TX_B_LANES_01
,
1997 .name
= "dpio-tx-b-23",
1998 .domains
= VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS
|
1999 VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS
|
2000 VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS
|
2001 VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS
,
2002 .ops
= &vlv_dpio_power_well_ops
,
2003 .id
= PUNIT_POWER_WELL_DPIO_TX_B_LANES_23
,
2006 .name
= "dpio-tx-c-01",
2007 .domains
= VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS
|
2008 VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS
|
2009 VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS
|
2010 VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS
,
2011 .ops
= &vlv_dpio_power_well_ops
,
2012 .id
= PUNIT_POWER_WELL_DPIO_TX_C_LANES_01
,
2015 .name
= "dpio-tx-c-23",
2016 .domains
= VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS
|
2017 VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS
|
2018 VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS
|
2019 VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS
,
2020 .ops
= &vlv_dpio_power_well_ops
,
2021 .id
= PUNIT_POWER_WELL_DPIO_TX_C_LANES_23
,
2024 .name
= "dpio-common",
2025 .domains
= VLV_DPIO_CMN_BC_POWER_DOMAINS
,
2026 .id
= PUNIT_POWER_WELL_DPIO_CMN_BC
,
2027 .ops
= &vlv_dpio_cmn_power_well_ops
,
2031 static struct i915_power_well chv_power_wells
[] = {
2033 .name
= "always-on",
2035 .domains
= POWER_DOMAIN_MASK
,
2036 .ops
= &i9xx_always_on_power_well_ops
,
2037 .id
= I915_DISP_PW_ALWAYS_ON
,
2042 * Pipe A power well is the new disp2d well. Pipe B and C
2043 * power wells don't actually exist. Pipe A power well is
2044 * required for any pipe to work.
2046 .domains
= CHV_DISPLAY_POWER_DOMAINS
,
2047 .id
= CHV_DISP_PW_PIPE_A
,
2048 .ops
= &chv_pipe_power_well_ops
,
2051 .name
= "dpio-common-bc",
2052 .domains
= CHV_DPIO_CMN_BC_POWER_DOMAINS
,
2053 .id
= PUNIT_POWER_WELL_DPIO_CMN_BC
,
2054 .ops
= &chv_dpio_cmn_power_well_ops
,
2057 .name
= "dpio-common-d",
2058 .domains
= CHV_DPIO_CMN_D_POWER_DOMAINS
,
2059 .id
= PUNIT_POWER_WELL_DPIO_CMN_D
,
2060 .ops
= &chv_dpio_cmn_power_well_ops
,
2064 bool intel_display_power_well_is_enabled(struct drm_i915_private
*dev_priv
,
2065 enum i915_power_well_id power_well_id
)
2067 struct i915_power_well
*power_well
;
2070 power_well
= lookup_power_well(dev_priv
, power_well_id
);
2071 ret
= power_well
->ops
->is_enabled(dev_priv
, power_well
);
2076 static struct i915_power_well skl_power_wells
[] = {
2078 .name
= "always-on",
2080 .domains
= POWER_DOMAIN_MASK
,
2081 .ops
= &i9xx_always_on_power_well_ops
,
2082 .id
= I915_DISP_PW_ALWAYS_ON
,
2085 .name
= "power well 1",
2086 /* Handled by the DMC firmware */
2088 .ops
= &hsw_power_well_ops
,
2089 .id
= SKL_DISP_PW_1
,
2091 .hsw
.has_fuses
= true,
2095 .name
= "MISC IO power well",
2096 /* Handled by the DMC firmware */
2098 .ops
= &hsw_power_well_ops
,
2099 .id
= SKL_DISP_PW_MISC_IO
,
2103 .domains
= SKL_DISPLAY_DC_OFF_POWER_DOMAINS
,
2104 .ops
= &gen9_dc_off_power_well_ops
,
2105 .id
= SKL_DISP_PW_DC_OFF
,
2108 .name
= "power well 2",
2109 .domains
= SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS
,
2110 .ops
= &hsw_power_well_ops
,
2111 .id
= SKL_DISP_PW_2
,
2113 .hsw
.irq_pipe_mask
= BIT(PIPE_B
) | BIT(PIPE_C
),
2114 .hsw
.has_vga
= true,
2115 .hsw
.has_fuses
= true,
2119 .name
= "DDI A/E IO power well",
2120 .domains
= SKL_DISPLAY_DDI_IO_A_E_POWER_DOMAINS
,
2121 .ops
= &hsw_power_well_ops
,
2122 .id
= SKL_DISP_PW_DDI_A_E
,
2125 .name
= "DDI B IO power well",
2126 .domains
= SKL_DISPLAY_DDI_IO_B_POWER_DOMAINS
,
2127 .ops
= &hsw_power_well_ops
,
2128 .id
= SKL_DISP_PW_DDI_B
,
2131 .name
= "DDI C IO power well",
2132 .domains
= SKL_DISPLAY_DDI_IO_C_POWER_DOMAINS
,
2133 .ops
= &hsw_power_well_ops
,
2134 .id
= SKL_DISP_PW_DDI_C
,
2137 .name
= "DDI D IO power well",
2138 .domains
= SKL_DISPLAY_DDI_IO_D_POWER_DOMAINS
,
2139 .ops
= &hsw_power_well_ops
,
2140 .id
= SKL_DISP_PW_DDI_D
,
2144 static struct i915_power_well bxt_power_wells
[] = {
2146 .name
= "always-on",
2148 .domains
= POWER_DOMAIN_MASK
,
2149 .ops
= &i9xx_always_on_power_well_ops
,
2150 .id
= I915_DISP_PW_ALWAYS_ON
,
2153 .name
= "power well 1",
2155 .ops
= &hsw_power_well_ops
,
2156 .id
= SKL_DISP_PW_1
,
2158 .hsw
.has_fuses
= true,
2163 .domains
= BXT_DISPLAY_DC_OFF_POWER_DOMAINS
,
2164 .ops
= &gen9_dc_off_power_well_ops
,
2165 .id
= SKL_DISP_PW_DC_OFF
,
2168 .name
= "power well 2",
2169 .domains
= BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS
,
2170 .ops
= &hsw_power_well_ops
,
2171 .id
= SKL_DISP_PW_2
,
2173 .hsw
.irq_pipe_mask
= BIT(PIPE_B
) | BIT(PIPE_C
),
2174 .hsw
.has_vga
= true,
2175 .hsw
.has_fuses
= true,
2179 .name
= "dpio-common-a",
2180 .domains
= BXT_DPIO_CMN_A_POWER_DOMAINS
,
2181 .ops
= &bxt_dpio_cmn_power_well_ops
,
2182 .id
= BXT_DPIO_CMN_A
,
2184 .bxt
.phy
= DPIO_PHY1
,
2188 .name
= "dpio-common-bc",
2189 .domains
= BXT_DPIO_CMN_BC_POWER_DOMAINS
,
2190 .ops
= &bxt_dpio_cmn_power_well_ops
,
2191 .id
= BXT_DPIO_CMN_BC
,
2193 .bxt
.phy
= DPIO_PHY0
,
2198 static struct i915_power_well glk_power_wells
[] = {
2200 .name
= "always-on",
2202 .domains
= POWER_DOMAIN_MASK
,
2203 .ops
= &i9xx_always_on_power_well_ops
,
2204 .id
= I915_DISP_PW_ALWAYS_ON
,
2207 .name
= "power well 1",
2208 /* Handled by the DMC firmware */
2210 .ops
= &hsw_power_well_ops
,
2211 .id
= SKL_DISP_PW_1
,
2213 .hsw
.has_fuses
= true,
2218 .domains
= GLK_DISPLAY_DC_OFF_POWER_DOMAINS
,
2219 .ops
= &gen9_dc_off_power_well_ops
,
2220 .id
= SKL_DISP_PW_DC_OFF
,
2223 .name
= "power well 2",
2224 .domains
= GLK_DISPLAY_POWERWELL_2_POWER_DOMAINS
,
2225 .ops
= &hsw_power_well_ops
,
2226 .id
= SKL_DISP_PW_2
,
2228 .hsw
.irq_pipe_mask
= BIT(PIPE_B
) | BIT(PIPE_C
),
2229 .hsw
.has_vga
= true,
2230 .hsw
.has_fuses
= true,
2234 .name
= "dpio-common-a",
2235 .domains
= GLK_DPIO_CMN_A_POWER_DOMAINS
,
2236 .ops
= &bxt_dpio_cmn_power_well_ops
,
2237 .id
= BXT_DPIO_CMN_A
,
2239 .bxt
.phy
= DPIO_PHY1
,
2243 .name
= "dpio-common-b",
2244 .domains
= GLK_DPIO_CMN_B_POWER_DOMAINS
,
2245 .ops
= &bxt_dpio_cmn_power_well_ops
,
2246 .id
= BXT_DPIO_CMN_BC
,
2248 .bxt
.phy
= DPIO_PHY0
,
2252 .name
= "dpio-common-c",
2253 .domains
= GLK_DPIO_CMN_C_POWER_DOMAINS
,
2254 .ops
= &bxt_dpio_cmn_power_well_ops
,
2255 .id
= GLK_DPIO_CMN_C
,
2257 .bxt
.phy
= DPIO_PHY2
,
2262 .domains
= GLK_DISPLAY_AUX_A_POWER_DOMAINS
,
2263 .ops
= &hsw_power_well_ops
,
2264 .id
= GLK_DISP_PW_AUX_A
,
2268 .domains
= GLK_DISPLAY_AUX_B_POWER_DOMAINS
,
2269 .ops
= &hsw_power_well_ops
,
2270 .id
= GLK_DISP_PW_AUX_B
,
2274 .domains
= GLK_DISPLAY_AUX_C_POWER_DOMAINS
,
2275 .ops
= &hsw_power_well_ops
,
2276 .id
= GLK_DISP_PW_AUX_C
,
2279 .name
= "DDI A IO power well",
2280 .domains
= GLK_DISPLAY_DDI_IO_A_POWER_DOMAINS
,
2281 .ops
= &hsw_power_well_ops
,
2282 .id
= GLK_DISP_PW_DDI_A
,
2285 .name
= "DDI B IO power well",
2286 .domains
= GLK_DISPLAY_DDI_IO_B_POWER_DOMAINS
,
2287 .ops
= &hsw_power_well_ops
,
2288 .id
= SKL_DISP_PW_DDI_B
,
2291 .name
= "DDI C IO power well",
2292 .domains
= GLK_DISPLAY_DDI_IO_C_POWER_DOMAINS
,
2293 .ops
= &hsw_power_well_ops
,
2294 .id
= SKL_DISP_PW_DDI_C
,
2298 static struct i915_power_well cnl_power_wells
[] = {
2300 .name
= "always-on",
2302 .domains
= POWER_DOMAIN_MASK
,
2303 .ops
= &i9xx_always_on_power_well_ops
,
2304 .id
= I915_DISP_PW_ALWAYS_ON
,
2307 .name
= "power well 1",
2308 /* Handled by the DMC firmware */
2310 .ops
= &hsw_power_well_ops
,
2311 .id
= SKL_DISP_PW_1
,
2313 .hsw
.has_fuses
= true,
2318 .domains
= CNL_DISPLAY_AUX_A_POWER_DOMAINS
,
2319 .ops
= &hsw_power_well_ops
,
2320 .id
= CNL_DISP_PW_AUX_A
,
2324 .domains
= CNL_DISPLAY_AUX_B_POWER_DOMAINS
,
2325 .ops
= &hsw_power_well_ops
,
2326 .id
= CNL_DISP_PW_AUX_B
,
2330 .domains
= CNL_DISPLAY_AUX_C_POWER_DOMAINS
,
2331 .ops
= &hsw_power_well_ops
,
2332 .id
= CNL_DISP_PW_AUX_C
,
2336 .domains
= CNL_DISPLAY_AUX_D_POWER_DOMAINS
,
2337 .ops
= &hsw_power_well_ops
,
2338 .id
= CNL_DISP_PW_AUX_D
,
2342 .domains
= CNL_DISPLAY_DC_OFF_POWER_DOMAINS
,
2343 .ops
= &gen9_dc_off_power_well_ops
,
2344 .id
= SKL_DISP_PW_DC_OFF
,
2347 .name
= "power well 2",
2348 .domains
= CNL_DISPLAY_POWERWELL_2_POWER_DOMAINS
,
2349 .ops
= &hsw_power_well_ops
,
2350 .id
= SKL_DISP_PW_2
,
2352 .hsw
.irq_pipe_mask
= BIT(PIPE_B
) | BIT(PIPE_C
),
2353 .hsw
.has_vga
= true,
2354 .hsw
.has_fuses
= true,
2358 .name
= "DDI A IO power well",
2359 .domains
= CNL_DISPLAY_DDI_A_IO_POWER_DOMAINS
,
2360 .ops
= &hsw_power_well_ops
,
2361 .id
= CNL_DISP_PW_DDI_A
,
2364 .name
= "DDI B IO power well",
2365 .domains
= CNL_DISPLAY_DDI_B_IO_POWER_DOMAINS
,
2366 .ops
= &hsw_power_well_ops
,
2367 .id
= SKL_DISP_PW_DDI_B
,
2370 .name
= "DDI C IO power well",
2371 .domains
= CNL_DISPLAY_DDI_C_IO_POWER_DOMAINS
,
2372 .ops
= &hsw_power_well_ops
,
2373 .id
= SKL_DISP_PW_DDI_C
,
2376 .name
= "DDI D IO power well",
2377 .domains
= CNL_DISPLAY_DDI_D_IO_POWER_DOMAINS
,
2378 .ops
= &hsw_power_well_ops
,
2379 .id
= SKL_DISP_PW_DDI_D
,
2384 sanitize_disable_power_well_option(const struct drm_i915_private
*dev_priv
,
2385 int disable_power_well
)
2387 if (disable_power_well
>= 0)
2388 return !!disable_power_well
;
2393 static uint32_t get_allowed_dc_mask(const struct drm_i915_private
*dev_priv
,
2400 if (IS_GEN9_BC(dev_priv
) || IS_CANNONLAKE(dev_priv
)) {
2403 } else if (IS_GEN9_LP(dev_priv
)) {
2406 * DC9 has a separate HW flow from the rest of the DC states,
2407 * not depending on the DMC firmware. It's needed by system
2408 * suspend/resume, so allow it unconditionally.
2410 mask
= DC_STATE_EN_DC9
;
2416 if (!i915_modparams
.disable_power_well
)
2419 if (enable_dc
>= 0 && enable_dc
<= max_dc
) {
2420 requested_dc
= enable_dc
;
2421 } else if (enable_dc
== -1) {
2422 requested_dc
= max_dc
;
2423 } else if (enable_dc
> max_dc
&& enable_dc
<= 2) {
2424 DRM_DEBUG_KMS("Adjusting requested max DC state (%d->%d)\n",
2426 requested_dc
= max_dc
;
2428 DRM_ERROR("Unexpected value for enable_dc (%d)\n", enable_dc
);
2429 requested_dc
= max_dc
;
2432 if (requested_dc
> 1)
2433 mask
|= DC_STATE_EN_UPTO_DC6
;
2434 if (requested_dc
> 0)
2435 mask
|= DC_STATE_EN_UPTO_DC5
;
2437 DRM_DEBUG_KMS("Allowed DC state mask %02x\n", mask
);
2442 static void assert_power_well_ids_unique(struct drm_i915_private
*dev_priv
)
2444 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2449 for (i
= 0; i
< power_domains
->power_well_count
; i
++) {
2450 enum i915_power_well_id id
= power_domains
->power_wells
[i
].id
;
2452 WARN_ON(id
>= sizeof(power_well_ids
) * 8);
2453 WARN_ON(power_well_ids
& BIT_ULL(id
));
2454 power_well_ids
|= BIT_ULL(id
);
2458 #define set_power_wells(power_domains, __power_wells) ({ \
2459 (power_domains)->power_wells = (__power_wells); \
2460 (power_domains)->power_well_count = ARRAY_SIZE(__power_wells); \
2464 * intel_power_domains_init - initializes the power domain structures
2465 * @dev_priv: i915 device instance
2467 * Initializes the power domain structures for @dev_priv depending upon the
2468 * supported platform.
2470 int intel_power_domains_init(struct drm_i915_private
*dev_priv
)
2472 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2474 i915_modparams
.disable_power_well
=
2475 sanitize_disable_power_well_option(dev_priv
,
2476 i915_modparams
.disable_power_well
);
2477 dev_priv
->csr
.allowed_dc_mask
=
2478 get_allowed_dc_mask(dev_priv
, i915_modparams
.enable_dc
);
2480 BUILD_BUG_ON(POWER_DOMAIN_NUM
> 64);
2482 mutex_init(&power_domains
->lock
);
2485 * The enabling order will be from lower to higher indexed wells,
2486 * the disabling order is reversed.
2488 if (IS_HASWELL(dev_priv
)) {
2489 set_power_wells(power_domains
, hsw_power_wells
);
2490 } else if (IS_BROADWELL(dev_priv
)) {
2491 set_power_wells(power_domains
, bdw_power_wells
);
2492 } else if (IS_GEN9_BC(dev_priv
)) {
2493 set_power_wells(power_domains
, skl_power_wells
);
2494 } else if (IS_CANNONLAKE(dev_priv
)) {
2495 set_power_wells(power_domains
, cnl_power_wells
);
2496 } else if (IS_BROXTON(dev_priv
)) {
2497 set_power_wells(power_domains
, bxt_power_wells
);
2498 } else if (IS_GEMINILAKE(dev_priv
)) {
2499 set_power_wells(power_domains
, glk_power_wells
);
2500 } else if (IS_CHERRYVIEW(dev_priv
)) {
2501 set_power_wells(power_domains
, chv_power_wells
);
2502 } else if (IS_VALLEYVIEW(dev_priv
)) {
2503 set_power_wells(power_domains
, vlv_power_wells
);
2504 } else if (IS_I830(dev_priv
)) {
2505 set_power_wells(power_domains
, i830_power_wells
);
2507 set_power_wells(power_domains
, i9xx_always_on_power_well
);
2510 assert_power_well_ids_unique(dev_priv
);
2516 * intel_power_domains_fini - finalizes the power domain structures
2517 * @dev_priv: i915 device instance
2519 * Finalizes the power domain structures for @dev_priv depending upon the
2520 * supported platform. This function also disables runtime pm and ensures that
2521 * the device stays powered up so that the driver can be reloaded.
2523 void intel_power_domains_fini(struct drm_i915_private
*dev_priv
)
2525 struct device
*kdev
= &dev_priv
->drm
.pdev
->dev
;
2528 * The i915.ko module is still not prepared to be loaded when
2529 * the power well is not enabled, so just enable it in case
2530 * we're going to unload/reload.
2531 * The following also reacquires the RPM reference the core passed
2532 * to the driver during loading, which is dropped in
2533 * intel_runtime_pm_enable(). We have to hand back the control of the
2534 * device to the core with this reference held.
2536 intel_display_set_init_power(dev_priv
, true);
2538 /* Remove the refcount we took to keep power well support disabled. */
2539 if (!i915_modparams
.disable_power_well
)
2540 intel_display_power_put(dev_priv
, POWER_DOMAIN_INIT
);
2543 * Remove the refcount we took in intel_runtime_pm_enable() in case
2544 * the platform doesn't support runtime PM.
2546 if (!HAS_RUNTIME_PM(dev_priv
))
2547 pm_runtime_put(kdev
);
2550 static void intel_power_domains_sync_hw(struct drm_i915_private
*dev_priv
)
2552 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2553 struct i915_power_well
*power_well
;
2555 mutex_lock(&power_domains
->lock
);
2556 for_each_power_well(dev_priv
, power_well
) {
2557 power_well
->ops
->sync_hw(dev_priv
, power_well
);
2558 power_well
->hw_enabled
= power_well
->ops
->is_enabled(dev_priv
,
2561 mutex_unlock(&power_domains
->lock
);
2564 static void gen9_dbuf_enable(struct drm_i915_private
*dev_priv
)
2566 I915_WRITE(DBUF_CTL
, I915_READ(DBUF_CTL
) | DBUF_POWER_REQUEST
);
2567 POSTING_READ(DBUF_CTL
);
2571 if (!(I915_READ(DBUF_CTL
) & DBUF_POWER_STATE
))
2572 DRM_ERROR("DBuf power enable timeout\n");
2575 static void gen9_dbuf_disable(struct drm_i915_private
*dev_priv
)
2577 I915_WRITE(DBUF_CTL
, I915_READ(DBUF_CTL
) & ~DBUF_POWER_REQUEST
);
2578 POSTING_READ(DBUF_CTL
);
2582 if (I915_READ(DBUF_CTL
) & DBUF_POWER_STATE
)
2583 DRM_ERROR("DBuf power disable timeout!\n");
2586 static void skl_display_core_init(struct drm_i915_private
*dev_priv
,
2589 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2590 struct i915_power_well
*well
;
2593 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2595 /* enable PCH reset handshake */
2596 val
= I915_READ(HSW_NDE_RSTWRN_OPT
);
2597 I915_WRITE(HSW_NDE_RSTWRN_OPT
, val
| RESET_PCH_HANDSHAKE_ENABLE
);
2599 /* enable PG1 and Misc I/O */
2600 mutex_lock(&power_domains
->lock
);
2602 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2603 intel_power_well_enable(dev_priv
, well
);
2605 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_MISC_IO
);
2606 intel_power_well_enable(dev_priv
, well
);
2608 mutex_unlock(&power_domains
->lock
);
2610 skl_init_cdclk(dev_priv
);
2612 gen9_dbuf_enable(dev_priv
);
2614 if (resume
&& dev_priv
->csr
.dmc_payload
)
2615 intel_csr_load_program(dev_priv
);
2618 static void skl_display_core_uninit(struct drm_i915_private
*dev_priv
)
2620 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2621 struct i915_power_well
*well
;
2623 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2625 gen9_dbuf_disable(dev_priv
);
2627 skl_uninit_cdclk(dev_priv
);
2629 /* The spec doesn't call for removing the reset handshake flag */
2630 /* disable PG1 and Misc I/O */
2632 mutex_lock(&power_domains
->lock
);
2635 * BSpec says to keep the MISC IO power well enabled here, only
2636 * remove our request for power well 1.
2637 * Note that even though the driver's request is removed power well 1
2638 * may stay enabled after this due to DMC's own request on it.
2640 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2641 intel_power_well_disable(dev_priv
, well
);
2643 mutex_unlock(&power_domains
->lock
);
2645 usleep_range(10, 30); /* 10 us delay per Bspec */
2648 void bxt_display_core_init(struct drm_i915_private
*dev_priv
,
2651 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2652 struct i915_power_well
*well
;
2655 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2658 * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT
2659 * or else the reset will hang because there is no PCH to respond.
2660 * Move the handshake programming to initialization sequence.
2661 * Previously was left up to BIOS.
2663 val
= I915_READ(HSW_NDE_RSTWRN_OPT
);
2664 val
&= ~RESET_PCH_HANDSHAKE_ENABLE
;
2665 I915_WRITE(HSW_NDE_RSTWRN_OPT
, val
);
2668 mutex_lock(&power_domains
->lock
);
2670 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2671 intel_power_well_enable(dev_priv
, well
);
2673 mutex_unlock(&power_domains
->lock
);
2675 bxt_init_cdclk(dev_priv
);
2677 gen9_dbuf_enable(dev_priv
);
2679 if (resume
&& dev_priv
->csr
.dmc_payload
)
2680 intel_csr_load_program(dev_priv
);
2683 void bxt_display_core_uninit(struct drm_i915_private
*dev_priv
)
2685 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2686 struct i915_power_well
*well
;
2688 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2690 gen9_dbuf_disable(dev_priv
);
2692 bxt_uninit_cdclk(dev_priv
);
2694 /* The spec doesn't call for removing the reset handshake flag */
2697 * Disable PW1 (PG1).
2698 * Note that even though the driver's request is removed power well 1
2699 * may stay enabled after this due to DMC's own request on it.
2701 mutex_lock(&power_domains
->lock
);
2703 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2704 intel_power_well_disable(dev_priv
, well
);
2706 mutex_unlock(&power_domains
->lock
);
2708 usleep_range(10, 30); /* 10 us delay per Bspec */
2712 PROCMON_0_85V_DOT_0
,
2713 PROCMON_0_95V_DOT_0
,
2714 PROCMON_0_95V_DOT_1
,
2715 PROCMON_1_05V_DOT_0
,
2716 PROCMON_1_05V_DOT_1
,
2719 static const struct cnl_procmon
{
2721 } cnl_procmon_values
[] = {
2722 [PROCMON_0_85V_DOT_0
] =
2723 { .dw1
= 0x00000000, .dw9
= 0x62AB67BB, .dw10
= 0x51914F96, },
2724 [PROCMON_0_95V_DOT_0
] =
2725 { .dw1
= 0x00000000, .dw9
= 0x86E172C7, .dw10
= 0x77CA5EAB, },
2726 [PROCMON_0_95V_DOT_1
] =
2727 { .dw1
= 0x00000000, .dw9
= 0x93F87FE1, .dw10
= 0x8AE871C5, },
2728 [PROCMON_1_05V_DOT_0
] =
2729 { .dw1
= 0x00000000, .dw9
= 0x98FA82DD, .dw10
= 0x89E46DC1, },
2730 [PROCMON_1_05V_DOT_1
] =
2731 { .dw1
= 0x00440000, .dw9
= 0x9A00AB25, .dw10
= 0x8AE38FF1, },
2734 static void cnl_set_procmon_ref_values(struct drm_i915_private
*dev_priv
)
2736 const struct cnl_procmon
*procmon
;
2739 val
= I915_READ(CNL_PORT_COMP_DW3
);
2740 switch (val
& (PROCESS_INFO_MASK
| VOLTAGE_INFO_MASK
)) {
2743 case VOLTAGE_INFO_0_85V
| PROCESS_INFO_DOT_0
:
2744 procmon
= &cnl_procmon_values
[PROCMON_0_85V_DOT_0
];
2746 case VOLTAGE_INFO_0_95V
| PROCESS_INFO_DOT_0
:
2747 procmon
= &cnl_procmon_values
[PROCMON_0_95V_DOT_0
];
2749 case VOLTAGE_INFO_0_95V
| PROCESS_INFO_DOT_1
:
2750 procmon
= &cnl_procmon_values
[PROCMON_0_95V_DOT_1
];
2752 case VOLTAGE_INFO_1_05V
| PROCESS_INFO_DOT_0
:
2753 procmon
= &cnl_procmon_values
[PROCMON_1_05V_DOT_0
];
2755 case VOLTAGE_INFO_1_05V
| PROCESS_INFO_DOT_1
:
2756 procmon
= &cnl_procmon_values
[PROCMON_1_05V_DOT_1
];
2760 val
= I915_READ(CNL_PORT_COMP_DW1
);
2761 val
&= ~((0xff << 16) | 0xff);
2762 val
|= procmon
->dw1
;
2763 I915_WRITE(CNL_PORT_COMP_DW1
, val
);
2765 I915_WRITE(CNL_PORT_COMP_DW9
, procmon
->dw9
);
2766 I915_WRITE(CNL_PORT_COMP_DW10
, procmon
->dw10
);
2769 static void cnl_display_core_init(struct drm_i915_private
*dev_priv
, bool resume
)
2771 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2772 struct i915_power_well
*well
;
2775 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2777 /* 1. Enable PCH Reset Handshake */
2778 val
= I915_READ(HSW_NDE_RSTWRN_OPT
);
2779 val
|= RESET_PCH_HANDSHAKE_ENABLE
;
2780 I915_WRITE(HSW_NDE_RSTWRN_OPT
, val
);
2782 /* 2. Enable Comp */
2783 val
= I915_READ(CHICKEN_MISC_2
);
2784 val
&= ~CNL_COMP_PWR_DOWN
;
2785 I915_WRITE(CHICKEN_MISC_2
, val
);
2787 cnl_set_procmon_ref_values(dev_priv
);
2789 val
= I915_READ(CNL_PORT_COMP_DW0
);
2791 I915_WRITE(CNL_PORT_COMP_DW0
, val
);
2794 val
= I915_READ(CNL_PORT_CL1CM_DW5
);
2795 val
|= CL_POWER_DOWN_ENABLE
;
2796 I915_WRITE(CNL_PORT_CL1CM_DW5
, val
);
2799 * 4. Enable Power Well 1 (PG1).
2800 * The AUX IO power wells will be enabled on demand.
2802 mutex_lock(&power_domains
->lock
);
2803 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2804 intel_power_well_enable(dev_priv
, well
);
2805 mutex_unlock(&power_domains
->lock
);
2807 /* 5. Enable CD clock */
2808 cnl_init_cdclk(dev_priv
);
2810 /* 6. Enable DBUF */
2811 gen9_dbuf_enable(dev_priv
);
2814 static void cnl_display_core_uninit(struct drm_i915_private
*dev_priv
)
2816 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2817 struct i915_power_well
*well
;
2820 gen9_set_dc_state(dev_priv
, DC_STATE_DISABLE
);
2822 /* 1. Disable all display engine functions -> aready done */
2824 /* 2. Disable DBUF */
2825 gen9_dbuf_disable(dev_priv
);
2827 /* 3. Disable CD clock */
2828 cnl_uninit_cdclk(dev_priv
);
2831 * 4. Disable Power Well 1 (PG1).
2832 * The AUX IO power wells are toggled on demand, so they are already
2833 * disabled at this point.
2835 mutex_lock(&power_domains
->lock
);
2836 well
= lookup_power_well(dev_priv
, SKL_DISP_PW_1
);
2837 intel_power_well_disable(dev_priv
, well
);
2838 mutex_unlock(&power_domains
->lock
);
2840 usleep_range(10, 30); /* 10 us delay per Bspec */
2842 /* 5. Disable Comp */
2843 val
= I915_READ(CHICKEN_MISC_2
);
2844 val
|= CNL_COMP_PWR_DOWN
;
2845 I915_WRITE(CHICKEN_MISC_2
, val
);
2848 static void chv_phy_control_init(struct drm_i915_private
*dev_priv
)
2850 struct i915_power_well
*cmn_bc
=
2851 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DPIO_CMN_BC
);
2852 struct i915_power_well
*cmn_d
=
2853 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DPIO_CMN_D
);
2856 * DISPLAY_PHY_CONTROL can get corrupted if read. As a
2857 * workaround never ever read DISPLAY_PHY_CONTROL, and
2858 * instead maintain a shadow copy ourselves. Use the actual
2859 * power well state and lane status to reconstruct the
2860 * expected initial value.
2862 dev_priv
->chv_phy_control
=
2863 PHY_LDO_SEQ_DELAY(PHY_LDO_DELAY_600NS
, DPIO_PHY0
) |
2864 PHY_LDO_SEQ_DELAY(PHY_LDO_DELAY_600NS
, DPIO_PHY1
) |
2865 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR
, DPIO_PHY0
, DPIO_CH0
) |
2866 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR
, DPIO_PHY0
, DPIO_CH1
) |
2867 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR
, DPIO_PHY1
, DPIO_CH0
);
2870 * If all lanes are disabled we leave the override disabled
2871 * with all power down bits cleared to match the state we
2872 * would use after disabling the port. Otherwise enable the
2873 * override and set the lane powerdown bits accding to the
2874 * current lane status.
2876 if (cmn_bc
->ops
->is_enabled(dev_priv
, cmn_bc
)) {
2877 uint32_t status
= I915_READ(DPLL(PIPE_A
));
2880 mask
= status
& DPLL_PORTB_READY_MASK
;
2884 dev_priv
->chv_phy_control
|=
2885 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0
, DPIO_CH0
);
2887 dev_priv
->chv_phy_control
|=
2888 PHY_CH_POWER_DOWN_OVRD(mask
, DPIO_PHY0
, DPIO_CH0
);
2890 mask
= (status
& DPLL_PORTC_READY_MASK
) >> 4;
2894 dev_priv
->chv_phy_control
|=
2895 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0
, DPIO_CH1
);
2897 dev_priv
->chv_phy_control
|=
2898 PHY_CH_POWER_DOWN_OVRD(mask
, DPIO_PHY0
, DPIO_CH1
);
2900 dev_priv
->chv_phy_control
|= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY0
);
2902 dev_priv
->chv_phy_assert
[DPIO_PHY0
] = false;
2904 dev_priv
->chv_phy_assert
[DPIO_PHY0
] = true;
2907 if (cmn_d
->ops
->is_enabled(dev_priv
, cmn_d
)) {
2908 uint32_t status
= I915_READ(DPIO_PHY_STATUS
);
2911 mask
= status
& DPLL_PORTD_READY_MASK
;
2916 dev_priv
->chv_phy_control
|=
2917 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1
, DPIO_CH0
);
2919 dev_priv
->chv_phy_control
|=
2920 PHY_CH_POWER_DOWN_OVRD(mask
, DPIO_PHY1
, DPIO_CH0
);
2922 dev_priv
->chv_phy_control
|= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY1
);
2924 dev_priv
->chv_phy_assert
[DPIO_PHY1
] = false;
2926 dev_priv
->chv_phy_assert
[DPIO_PHY1
] = true;
2929 I915_WRITE(DISPLAY_PHY_CONTROL
, dev_priv
->chv_phy_control
);
2931 DRM_DEBUG_KMS("Initial PHY_CONTROL=0x%08x\n",
2932 dev_priv
->chv_phy_control
);
2935 static void vlv_cmnlane_wa(struct drm_i915_private
*dev_priv
)
2937 struct i915_power_well
*cmn
=
2938 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DPIO_CMN_BC
);
2939 struct i915_power_well
*disp2d
=
2940 lookup_power_well(dev_priv
, PUNIT_POWER_WELL_DISP2D
);
2942 /* If the display might be already active skip this */
2943 if (cmn
->ops
->is_enabled(dev_priv
, cmn
) &&
2944 disp2d
->ops
->is_enabled(dev_priv
, disp2d
) &&
2945 I915_READ(DPIO_CTL
) & DPIO_CMNRST
)
2948 DRM_DEBUG_KMS("toggling display PHY side reset\n");
2950 /* cmnlane needs DPLL registers */
2951 disp2d
->ops
->enable(dev_priv
, disp2d
);
2954 * From VLV2A0_DP_eDP_HDMI_DPIO_driver_vbios_notes_11.docx:
2955 * Need to assert and de-assert PHY SB reset by gating the
2956 * common lane power, then un-gating it.
2957 * Simply ungating isn't enough to reset the PHY enough to get
2958 * ports and lanes running.
2960 cmn
->ops
->disable(dev_priv
, cmn
);
2964 * intel_power_domains_init_hw - initialize hardware power domain state
2965 * @dev_priv: i915 device instance
2966 * @resume: Called from resume code paths or not
2968 * This function initializes the hardware power domain state and enables all
2969 * power wells belonging to the INIT power domain. Power wells in other
2970 * domains (and not in the INIT domain) are referenced or disabled during the
2971 * modeset state HW readout. After that the reference count of each power well
2972 * must match its HW enabled state, see intel_power_domains_verify_state().
2974 void intel_power_domains_init_hw(struct drm_i915_private
*dev_priv
, bool resume
)
2976 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
2978 power_domains
->initializing
= true;
2980 if (IS_CANNONLAKE(dev_priv
)) {
2981 cnl_display_core_init(dev_priv
, resume
);
2982 } else if (IS_GEN9_BC(dev_priv
)) {
2983 skl_display_core_init(dev_priv
, resume
);
2984 } else if (IS_GEN9_LP(dev_priv
)) {
2985 bxt_display_core_init(dev_priv
, resume
);
2986 } else if (IS_CHERRYVIEW(dev_priv
)) {
2987 mutex_lock(&power_domains
->lock
);
2988 chv_phy_control_init(dev_priv
);
2989 mutex_unlock(&power_domains
->lock
);
2990 } else if (IS_VALLEYVIEW(dev_priv
)) {
2991 mutex_lock(&power_domains
->lock
);
2992 vlv_cmnlane_wa(dev_priv
);
2993 mutex_unlock(&power_domains
->lock
);
2996 /* For now, we need the power well to be always enabled. */
2997 intel_display_set_init_power(dev_priv
, true);
2998 /* Disable power support if the user asked so. */
2999 if (!i915_modparams
.disable_power_well
)
3000 intel_display_power_get(dev_priv
, POWER_DOMAIN_INIT
);
3001 intel_power_domains_sync_hw(dev_priv
);
3002 power_domains
->initializing
= false;
3006 * intel_power_domains_suspend - suspend power domain state
3007 * @dev_priv: i915 device instance
3009 * This function prepares the hardware power domain state before entering
3010 * system suspend. It must be paired with intel_power_domains_init_hw().
3012 void intel_power_domains_suspend(struct drm_i915_private
*dev_priv
)
3015 * Even if power well support was disabled we still want to disable
3016 * power wells while we are system suspended.
3018 if (!i915_modparams
.disable_power_well
)
3019 intel_display_power_put(dev_priv
, POWER_DOMAIN_INIT
);
3021 if (IS_CANNONLAKE(dev_priv
))
3022 cnl_display_core_uninit(dev_priv
);
3023 else if (IS_GEN9_BC(dev_priv
))
3024 skl_display_core_uninit(dev_priv
);
3025 else if (IS_GEN9_LP(dev_priv
))
3026 bxt_display_core_uninit(dev_priv
);
3029 static void intel_power_domains_dump_info(struct drm_i915_private
*dev_priv
)
3031 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
3032 struct i915_power_well
*power_well
;
3034 for_each_power_well(dev_priv
, power_well
) {
3035 enum intel_display_power_domain domain
;
3037 DRM_DEBUG_DRIVER("%-25s %d\n",
3038 power_well
->name
, power_well
->count
);
3040 for_each_power_domain(domain
, power_well
->domains
)
3041 DRM_DEBUG_DRIVER(" %-23s %d\n",
3042 intel_display_power_domain_str(domain
),
3043 power_domains
->domain_use_count
[domain
]);
3048 * intel_power_domains_verify_state - verify the HW/SW state for all power wells
3049 * @dev_priv: i915 device instance
3051 * Verify if the reference count of each power well matches its HW enabled
3052 * state and the total refcount of the domains it belongs to. This must be
3053 * called after modeset HW state sanitization, which is responsible for
3054 * acquiring reference counts for any power wells in use and disabling the
3055 * ones left on by BIOS but not required by any active output.
3057 void intel_power_domains_verify_state(struct drm_i915_private
*dev_priv
)
3059 struct i915_power_domains
*power_domains
= &dev_priv
->power_domains
;
3060 struct i915_power_well
*power_well
;
3061 bool dump_domain_info
;
3063 mutex_lock(&power_domains
->lock
);
3065 dump_domain_info
= false;
3066 for_each_power_well(dev_priv
, power_well
) {
3067 enum intel_display_power_domain domain
;
3072 * Power wells not belonging to any domain (like the MISC_IO
3073 * and PW1 power wells) are under FW control, so ignore them,
3074 * since their state can change asynchronously.
3076 if (!power_well
->domains
)
3079 enabled
= power_well
->ops
->is_enabled(dev_priv
, power_well
);
3080 if ((power_well
->count
|| power_well
->always_on
) != enabled
)
3081 DRM_ERROR("power well %s state mismatch (refcount %d/enabled %d)",
3082 power_well
->name
, power_well
->count
, enabled
);
3085 for_each_power_domain(domain
, power_well
->domains
)
3086 domains_count
+= power_domains
->domain_use_count
[domain
];
3088 if (power_well
->count
!= domains_count
) {
3089 DRM_ERROR("power well %s refcount/domain refcount mismatch "
3090 "(refcount %d/domains refcount %d)\n",
3091 power_well
->name
, power_well
->count
,
3093 dump_domain_info
= true;
3097 if (dump_domain_info
) {
3101 intel_power_domains_dump_info(dev_priv
);
3106 mutex_unlock(&power_domains
->lock
);
3110 * intel_runtime_pm_get - grab a runtime pm reference
3111 * @dev_priv: i915 device instance
3113 * This function grabs a device-level runtime pm reference (mostly used for GEM
3114 * code to ensure the GTT or GT is on) and ensures that it is powered up.
3116 * Any runtime pm reference obtained by this function must have a symmetric
3117 * call to intel_runtime_pm_put() to release the reference again.
3119 void intel_runtime_pm_get(struct drm_i915_private
*dev_priv
)
3121 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
3122 struct device
*kdev
= &pdev
->dev
;
3125 ret
= pm_runtime_get_sync(kdev
);
3126 WARN_ONCE(ret
< 0, "pm_runtime_get_sync() failed: %d\n", ret
);
3128 atomic_inc(&dev_priv
->pm
.wakeref_count
);
3129 assert_rpm_wakelock_held(dev_priv
);
3133 * intel_runtime_pm_get_if_in_use - grab a runtime pm reference if device in use
3134 * @dev_priv: i915 device instance
3136 * This function grabs a device-level runtime pm reference if the device is
3137 * already in use and ensures that it is powered up.
3139 * Any runtime pm reference obtained by this function must have a symmetric
3140 * call to intel_runtime_pm_put() to release the reference again.
3142 bool intel_runtime_pm_get_if_in_use(struct drm_i915_private
*dev_priv
)
3144 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
3145 struct device
*kdev
= &pdev
->dev
;
3147 if (IS_ENABLED(CONFIG_PM
)) {
3148 int ret
= pm_runtime_get_if_in_use(kdev
);
3151 * In cases runtime PM is disabled by the RPM core and we get
3152 * an -EINVAL return value we are not supposed to call this
3153 * function, since the power state is undefined. This applies
3154 * atm to the late/early system suspend/resume handlers.
3157 "pm_runtime_get_if_in_use() failed: %d\n", ret
);
3162 atomic_inc(&dev_priv
->pm
.wakeref_count
);
3163 assert_rpm_wakelock_held(dev_priv
);
3169 * intel_runtime_pm_get_noresume - grab a runtime pm reference
3170 * @dev_priv: i915 device instance
3172 * This function grabs a device-level runtime pm reference (mostly used for GEM
3173 * code to ensure the GTT or GT is on).
3175 * It will _not_ power up the device but instead only check that it's powered
3176 * on. Therefore it is only valid to call this functions from contexts where
3177 * the device is known to be powered up and where trying to power it up would
3178 * result in hilarity and deadlocks. That pretty much means only the system
3179 * suspend/resume code where this is used to grab runtime pm references for
3180 * delayed setup down in work items.
3182 * Any runtime pm reference obtained by this function must have a symmetric
3183 * call to intel_runtime_pm_put() to release the reference again.
3185 void intel_runtime_pm_get_noresume(struct drm_i915_private
*dev_priv
)
3187 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
3188 struct device
*kdev
= &pdev
->dev
;
3190 assert_rpm_wakelock_held(dev_priv
);
3191 pm_runtime_get_noresume(kdev
);
3193 atomic_inc(&dev_priv
->pm
.wakeref_count
);
3197 * intel_runtime_pm_put - release a runtime pm reference
3198 * @dev_priv: i915 device instance
3200 * This function drops the device-level runtime pm reference obtained by
3201 * intel_runtime_pm_get() and might power down the corresponding
3202 * hardware block right away if this is the last reference.
3204 void intel_runtime_pm_put(struct drm_i915_private
*dev_priv
)
3206 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
3207 struct device
*kdev
= &pdev
->dev
;
3209 assert_rpm_wakelock_held(dev_priv
);
3210 atomic_dec(&dev_priv
->pm
.wakeref_count
);
3212 pm_runtime_mark_last_busy(kdev
);
3213 pm_runtime_put_autosuspend(kdev
);
3217 * intel_runtime_pm_enable - enable runtime pm
3218 * @dev_priv: i915 device instance
3220 * This function enables runtime pm at the end of the driver load sequence.
3222 * Note that this function does currently not enable runtime pm for the
3223 * subordinate display power domains. That is only done on the first modeset
3224 * using intel_display_set_init_power().
3226 void intel_runtime_pm_enable(struct drm_i915_private
*dev_priv
)
3228 struct pci_dev
*pdev
= dev_priv
->drm
.pdev
;
3229 struct device
*kdev
= &pdev
->dev
;
3231 pm_runtime_set_autosuspend_delay(kdev
, 10000); /* 10s */
3232 pm_runtime_mark_last_busy(kdev
);
3235 * Take a permanent reference to disable the RPM functionality and drop
3236 * it only when unloading the driver. Use the low level get/put helpers,
3237 * so the driver's own RPM reference tracking asserts also work on
3238 * platforms without RPM support.
3240 if (!HAS_RUNTIME_PM(dev_priv
)) {
3243 pm_runtime_dont_use_autosuspend(kdev
);
3244 ret
= pm_runtime_get_sync(kdev
);
3245 WARN(ret
< 0, "pm_runtime_get_sync() failed: %d\n", ret
);
3247 pm_runtime_use_autosuspend(kdev
);
3251 * The core calls the driver load handler with an RPM reference held.
3252 * We drop that here and will reacquire it during unloading in
3253 * intel_power_domains_fini().
3255 pm_runtime_put_autosuspend(kdev
);