2 * Copyright 2012 Red Hat Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
26 #include <core/client.h>
27 #include <core/engctx.h>
28 #include <core/ramht.h>
29 #include <core/event.h>
30 #include <core/class.h>
32 #include <subdev/timer.h>
33 #include <subdev/bar.h>
35 #include <engine/dmaobj.h>
36 #include <engine/fifo.h>
41 /*******************************************************************************
42 * FIFO channel objects
43 ******************************************************************************/
46 nv84_fifo_context_attach(struct nouveau_object
*parent
,
47 struct nouveau_object
*object
)
49 struct nouveau_bar
*bar
= nouveau_bar(parent
);
50 struct nv50_fifo_base
*base
= (void *)parent
->parent
;
51 struct nouveau_gpuobj
*ectx
= (void *)object
;
52 u64 limit
= ectx
->addr
+ ectx
->size
- 1;
53 u64 start
= ectx
->addr
;
56 switch (nv_engidx(object
->engine
)) {
57 case NVDEV_ENGINE_SW
: return 0;
58 case NVDEV_ENGINE_GR
: addr
= 0x0020; break;
59 case NVDEV_ENGINE_VP
: addr
= 0x0040; break;
60 case NVDEV_ENGINE_PPP
:
61 case NVDEV_ENGINE_MPEG
: addr
= 0x0060; break;
62 case NVDEV_ENGINE_BSP
: addr
= 0x0080; break;
63 case NVDEV_ENGINE_CRYPT
: addr
= 0x00a0; break;
64 case NVDEV_ENGINE_COPY0
: addr
= 0x00c0; break;
69 nv_engctx(ectx
)->addr
= nv_gpuobj(base
)->addr
>> 12;
70 nv_wo32(base
->eng
, addr
+ 0x00, 0x00190000);
71 nv_wo32(base
->eng
, addr
+ 0x04, lower_32_bits(limit
));
72 nv_wo32(base
->eng
, addr
+ 0x08, lower_32_bits(start
));
73 nv_wo32(base
->eng
, addr
+ 0x0c, upper_32_bits(limit
) << 24 |
74 upper_32_bits(start
));
75 nv_wo32(base
->eng
, addr
+ 0x10, 0x00000000);
76 nv_wo32(base
->eng
, addr
+ 0x14, 0x00000000);
82 nv84_fifo_context_detach(struct nouveau_object
*parent
, bool suspend
,
83 struct nouveau_object
*object
)
85 struct nouveau_bar
*bar
= nouveau_bar(parent
);
86 struct nv50_fifo_priv
*priv
= (void *)parent
->engine
;
87 struct nv50_fifo_base
*base
= (void *)parent
->parent
;
88 struct nv50_fifo_chan
*chan
= (void *)parent
;
92 switch (nv_engidx(object
->engine
)) {
93 case NVDEV_ENGINE_SW
: return 0;
94 case NVDEV_ENGINE_GR
: engn
= 0; addr
= 0x0020; break;
95 case NVDEV_ENGINE_VP
: engn
= 3; addr
= 0x0040; break;
96 case NVDEV_ENGINE_PPP
:
97 case NVDEV_ENGINE_MPEG
: engn
= 1; addr
= 0x0060; break;
98 case NVDEV_ENGINE_BSP
: engn
= 5; addr
= 0x0080; break;
99 case NVDEV_ENGINE_CRYPT
: engn
= 4; addr
= 0x00a0; break;
100 case NVDEV_ENGINE_COPY0
: engn
= 2; addr
= 0x00c0; break;
105 save
= nv_mask(priv
, 0x002520, 0x0000003f, 1 << engn
);
106 nv_wr32(priv
, 0x0032fc, nv_gpuobj(base
)->addr
>> 12);
107 done
= nv_wait_ne(priv
, 0x0032fc, 0xffffffff, 0xffffffff);
108 nv_wr32(priv
, 0x002520, save
);
110 nv_error(priv
, "channel %d [%s] unload timeout\n",
111 chan
->base
.chid
, nouveau_client_name(chan
));
116 nv_wo32(base
->eng
, addr
+ 0x00, 0x00000000);
117 nv_wo32(base
->eng
, addr
+ 0x04, 0x00000000);
118 nv_wo32(base
->eng
, addr
+ 0x08, 0x00000000);
119 nv_wo32(base
->eng
, addr
+ 0x0c, 0x00000000);
120 nv_wo32(base
->eng
, addr
+ 0x10, 0x00000000);
121 nv_wo32(base
->eng
, addr
+ 0x14, 0x00000000);
127 nv84_fifo_object_attach(struct nouveau_object
*parent
,
128 struct nouveau_object
*object
, u32 handle
)
130 struct nv50_fifo_chan
*chan
= (void *)parent
;
133 if (nv_iclass(object
, NV_GPUOBJ_CLASS
))
134 context
= nv_gpuobj(object
)->node
->offset
>> 4;
136 context
= 0x00000004; /* just non-zero */
138 switch (nv_engidx(object
->engine
)) {
139 case NVDEV_ENGINE_DMAOBJ
:
140 case NVDEV_ENGINE_SW
: context
|= 0x00000000; break;
141 case NVDEV_ENGINE_GR
: context
|= 0x00100000; break;
142 case NVDEV_ENGINE_MPEG
:
143 case NVDEV_ENGINE_PPP
: context
|= 0x00200000; break;
144 case NVDEV_ENGINE_ME
:
145 case NVDEV_ENGINE_COPY0
: context
|= 0x00300000; break;
146 case NVDEV_ENGINE_VP
: context
|= 0x00400000; break;
147 case NVDEV_ENGINE_CRYPT
:
148 case NVDEV_ENGINE_VIC
: context
|= 0x00500000; break;
149 case NVDEV_ENGINE_BSP
: context
|= 0x00600000; break;
154 return nouveau_ramht_insert(chan
->ramht
, 0, handle
, context
);
158 nv84_fifo_chan_ctor_dma(struct nouveau_object
*parent
,
159 struct nouveau_object
*engine
,
160 struct nouveau_oclass
*oclass
, void *data
, u32 size
,
161 struct nouveau_object
**pobject
)
163 struct nouveau_bar
*bar
= nouveau_bar(parent
);
164 struct nv50_fifo_base
*base
= (void *)parent
;
165 struct nv50_fifo_chan
*chan
;
166 struct nv03_channel_dma_class
*args
= data
;
169 if (size
< sizeof(*args
))
172 ret
= nouveau_fifo_channel_create(parent
, engine
, oclass
, 0, 0xc00000,
173 0x2000, args
->pushbuf
,
174 (1ULL << NVDEV_ENGINE_DMAOBJ
) |
175 (1ULL << NVDEV_ENGINE_SW
) |
176 (1ULL << NVDEV_ENGINE_GR
) |
177 (1ULL << NVDEV_ENGINE_MPEG
) |
178 (1ULL << NVDEV_ENGINE_ME
) |
179 (1ULL << NVDEV_ENGINE_VP
) |
180 (1ULL << NVDEV_ENGINE_CRYPT
) |
181 (1ULL << NVDEV_ENGINE_BSP
) |
182 (1ULL << NVDEV_ENGINE_PPP
) |
183 (1ULL << NVDEV_ENGINE_COPY0
) |
184 (1ULL << NVDEV_ENGINE_VIC
), &chan
);
185 *pobject
= nv_object(chan
);
189 ret
= nouveau_ramht_new(nv_object(chan
), nv_object(chan
), 0x8000, 16,
194 nv_parent(chan
)->context_attach
= nv84_fifo_context_attach
;
195 nv_parent(chan
)->context_detach
= nv84_fifo_context_detach
;
196 nv_parent(chan
)->object_attach
= nv84_fifo_object_attach
;
197 nv_parent(chan
)->object_detach
= nv50_fifo_object_detach
;
199 nv_wo32(base
->ramfc
, 0x08, lower_32_bits(args
->offset
));
200 nv_wo32(base
->ramfc
, 0x0c, upper_32_bits(args
->offset
));
201 nv_wo32(base
->ramfc
, 0x10, lower_32_bits(args
->offset
));
202 nv_wo32(base
->ramfc
, 0x14, upper_32_bits(args
->offset
));
203 nv_wo32(base
->ramfc
, 0x3c, 0x003f6078);
204 nv_wo32(base
->ramfc
, 0x44, 0x01003fff);
205 nv_wo32(base
->ramfc
, 0x48, chan
->base
.pushgpu
->node
->offset
>> 4);
206 nv_wo32(base
->ramfc
, 0x4c, 0xffffffff);
207 nv_wo32(base
->ramfc
, 0x60, 0x7fffffff);
208 nv_wo32(base
->ramfc
, 0x78, 0x00000000);
209 nv_wo32(base
->ramfc
, 0x7c, 0x30000001);
210 nv_wo32(base
->ramfc
, 0x80, ((chan
->ramht
->bits
- 9) << 27) |
211 (4 << 24) /* SEARCH_FULL */ |
212 (chan
->ramht
->base
.node
->offset
>> 4));
213 nv_wo32(base
->ramfc
, 0x88, base
->cache
->addr
>> 10);
214 nv_wo32(base
->ramfc
, 0x98, nv_gpuobj(base
)->addr
>> 12);
220 nv84_fifo_chan_ctor_ind(struct nouveau_object
*parent
,
221 struct nouveau_object
*engine
,
222 struct nouveau_oclass
*oclass
, void *data
, u32 size
,
223 struct nouveau_object
**pobject
)
225 struct nouveau_bar
*bar
= nouveau_bar(parent
);
226 struct nv50_fifo_base
*base
= (void *)parent
;
227 struct nv50_fifo_chan
*chan
;
228 struct nv50_channel_ind_class
*args
= data
;
229 u64 ioffset
, ilength
;
232 if (size
< sizeof(*args
))
235 ret
= nouveau_fifo_channel_create(parent
, engine
, oclass
, 0, 0xc00000,
236 0x2000, args
->pushbuf
,
237 (1ULL << NVDEV_ENGINE_DMAOBJ
) |
238 (1ULL << NVDEV_ENGINE_SW
) |
239 (1ULL << NVDEV_ENGINE_GR
) |
240 (1ULL << NVDEV_ENGINE_MPEG
) |
241 (1ULL << NVDEV_ENGINE_ME
) |
242 (1ULL << NVDEV_ENGINE_VP
) |
243 (1ULL << NVDEV_ENGINE_CRYPT
) |
244 (1ULL << NVDEV_ENGINE_BSP
) |
245 (1ULL << NVDEV_ENGINE_PPP
) |
246 (1ULL << NVDEV_ENGINE_COPY0
) |
247 (1ULL << NVDEV_ENGINE_VIC
), &chan
);
248 *pobject
= nv_object(chan
);
252 ret
= nouveau_ramht_new(nv_object(chan
), nv_object(chan
), 0x8000, 16,
257 nv_parent(chan
)->context_attach
= nv84_fifo_context_attach
;
258 nv_parent(chan
)->context_detach
= nv84_fifo_context_detach
;
259 nv_parent(chan
)->object_attach
= nv84_fifo_object_attach
;
260 nv_parent(chan
)->object_detach
= nv50_fifo_object_detach
;
262 ioffset
= args
->ioffset
;
263 ilength
= order_base_2(args
->ilength
/ 8);
265 nv_wo32(base
->ramfc
, 0x3c, 0x403f6078);
266 nv_wo32(base
->ramfc
, 0x44, 0x01003fff);
267 nv_wo32(base
->ramfc
, 0x48, chan
->base
.pushgpu
->node
->offset
>> 4);
268 nv_wo32(base
->ramfc
, 0x50, lower_32_bits(ioffset
));
269 nv_wo32(base
->ramfc
, 0x54, upper_32_bits(ioffset
) | (ilength
<< 16));
270 nv_wo32(base
->ramfc
, 0x60, 0x7fffffff);
271 nv_wo32(base
->ramfc
, 0x78, 0x00000000);
272 nv_wo32(base
->ramfc
, 0x7c, 0x30000001);
273 nv_wo32(base
->ramfc
, 0x80, ((chan
->ramht
->bits
- 9) << 27) |
274 (4 << 24) /* SEARCH_FULL */ |
275 (chan
->ramht
->base
.node
->offset
>> 4));
276 nv_wo32(base
->ramfc
, 0x88, base
->cache
->addr
>> 10);
277 nv_wo32(base
->ramfc
, 0x98, nv_gpuobj(base
)->addr
>> 12);
283 nv84_fifo_chan_init(struct nouveau_object
*object
)
285 struct nv50_fifo_priv
*priv
= (void *)object
->engine
;
286 struct nv50_fifo_base
*base
= (void *)object
->parent
;
287 struct nv50_fifo_chan
*chan
= (void *)object
;
288 struct nouveau_gpuobj
*ramfc
= base
->ramfc
;
289 u32 chid
= chan
->base
.chid
;
292 ret
= nouveau_fifo_channel_init(&chan
->base
);
296 nv_wr32(priv
, 0x002600 + (chid
* 4), 0x80000000 | ramfc
->addr
>> 8);
297 nv50_fifo_playlist_update(priv
);
301 static struct nouveau_ofuncs
302 nv84_fifo_ofuncs_dma
= {
303 .ctor
= nv84_fifo_chan_ctor_dma
,
304 .dtor
= nv50_fifo_chan_dtor
,
305 .init
= nv84_fifo_chan_init
,
306 .fini
= nv50_fifo_chan_fini
,
307 .rd32
= _nouveau_fifo_channel_rd32
,
308 .wr32
= _nouveau_fifo_channel_wr32
,
311 static struct nouveau_ofuncs
312 nv84_fifo_ofuncs_ind
= {
313 .ctor
= nv84_fifo_chan_ctor_ind
,
314 .dtor
= nv50_fifo_chan_dtor
,
315 .init
= nv84_fifo_chan_init
,
316 .fini
= nv50_fifo_chan_fini
,
317 .rd32
= _nouveau_fifo_channel_rd32
,
318 .wr32
= _nouveau_fifo_channel_wr32
,
321 static struct nouveau_oclass
322 nv84_fifo_sclass
[] = {
323 { NV84_CHANNEL_DMA_CLASS
, &nv84_fifo_ofuncs_dma
},
324 { NV84_CHANNEL_IND_CLASS
, &nv84_fifo_ofuncs_ind
},
328 /*******************************************************************************
329 * FIFO context - basically just the instmem reserved for the channel
330 ******************************************************************************/
333 nv84_fifo_context_ctor(struct nouveau_object
*parent
,
334 struct nouveau_object
*engine
,
335 struct nouveau_oclass
*oclass
, void *data
, u32 size
,
336 struct nouveau_object
**pobject
)
338 struct nv50_fifo_base
*base
;
341 ret
= nouveau_fifo_context_create(parent
, engine
, oclass
, NULL
, 0x10000,
342 0x1000, NVOBJ_FLAG_HEAP
, &base
);
343 *pobject
= nv_object(base
);
347 ret
= nouveau_gpuobj_new(nv_object(base
), nv_object(base
), 0x0200, 0,
348 NVOBJ_FLAG_ZERO_ALLOC
, &base
->eng
);
352 ret
= nouveau_gpuobj_new(nv_object(base
), nv_object(base
), 0x4000, 0,
357 ret
= nouveau_vm_ref(nouveau_client(parent
)->vm
, &base
->vm
, base
->pgd
);
361 ret
= nouveau_gpuobj_new(nv_object(base
), nv_object(base
), 0x1000,
362 0x400, NVOBJ_FLAG_ZERO_ALLOC
, &base
->cache
);
366 ret
= nouveau_gpuobj_new(nv_object(base
), nv_object(base
), 0x0100,
367 0x100, NVOBJ_FLAG_ZERO_ALLOC
, &base
->ramfc
);
374 static struct nouveau_oclass
376 .handle
= NV_ENGCTX(FIFO
, 0x84),
377 .ofuncs
= &(struct nouveau_ofuncs
) {
378 .ctor
= nv84_fifo_context_ctor
,
379 .dtor
= nv50_fifo_context_dtor
,
380 .init
= _nouveau_fifo_context_init
,
381 .fini
= _nouveau_fifo_context_fini
,
382 .rd32
= _nouveau_fifo_context_rd32
,
383 .wr32
= _nouveau_fifo_context_wr32
,
387 /*******************************************************************************
389 ******************************************************************************/
392 nv84_fifo_uevent_enable(struct nouveau_event
*event
, int index
)
394 struct nv84_fifo_priv
*priv
= event
->priv
;
395 nv_mask(priv
, 0x002140, 0x40000000, 0x40000000);
399 nv84_fifo_uevent_disable(struct nouveau_event
*event
, int index
)
401 struct nv84_fifo_priv
*priv
= event
->priv
;
402 nv_mask(priv
, 0x002140, 0x40000000, 0x00000000);
406 nv84_fifo_ctor(struct nouveau_object
*parent
, struct nouveau_object
*engine
,
407 struct nouveau_oclass
*oclass
, void *data
, u32 size
,
408 struct nouveau_object
**pobject
)
410 struct nv50_fifo_priv
*priv
;
413 ret
= nouveau_fifo_create(parent
, engine
, oclass
, 1, 127, &priv
);
414 *pobject
= nv_object(priv
);
418 ret
= nouveau_gpuobj_new(nv_object(priv
), NULL
, 128 * 4, 0x1000, 0,
423 ret
= nouveau_gpuobj_new(nv_object(priv
), NULL
, 128 * 4, 0x1000, 0,
428 priv
->base
.uevent
->enable
= nv84_fifo_uevent_enable
;
429 priv
->base
.uevent
->disable
= nv84_fifo_uevent_disable
;
430 priv
->base
.uevent
->priv
= priv
;
432 nv_subdev(priv
)->unit
= 0x00000100;
433 nv_subdev(priv
)->intr
= nv04_fifo_intr
;
434 nv_engine(priv
)->cclass
= &nv84_fifo_cclass
;
435 nv_engine(priv
)->sclass
= nv84_fifo_sclass
;
436 priv
->base
.pause
= nv04_fifo_pause
;
437 priv
->base
.start
= nv04_fifo_start
;
441 struct nouveau_oclass
*
442 nv84_fifo_oclass
= &(struct nouveau_oclass
) {
443 .handle
= NV_ENGINE(FIFO
, 0x84),
444 .ofuncs
= &(struct nouveau_ofuncs
) {
445 .ctor
= nv84_fifo_ctor
,
446 .dtor
= nv50_fifo_dtor
,
447 .init
= nv50_fifo_init
,
448 .fini
= _nouveau_fifo_fini
,