]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/gpu/drm/radeon/radeon.h
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/ryusuke...
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / radeon / radeon.h
1 /*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28 #ifndef __RADEON_H__
29 #define __RADEON_H__
30
31 /* TODO: Here are things that needs to be done :
32 * - surface allocator & initializer : (bit like scratch reg) should
33 * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34 * related to surface
35 * - WB : write back stuff (do it bit like scratch reg things)
36 * - Vblank : look at Jesse's rework and what we should do
37 * - r600/r700: gart & cp
38 * - cs : clean cs ioctl use bitmap & things like that.
39 * - power management stuff
40 * - Barrier in gart code
41 * - Unmappabled vram ?
42 * - TESTING, TESTING, TESTING
43 */
44
45 /* Initialization path:
46 * We expect that acceleration initialization might fail for various
47 * reasons even thought we work hard to make it works on most
48 * configurations. In order to still have a working userspace in such
49 * situation the init path must succeed up to the memory controller
50 * initialization point. Failure before this point are considered as
51 * fatal error. Here is the init callchain :
52 * radeon_device_init perform common structure, mutex initialization
53 * asic_init setup the GPU memory layout and perform all
54 * one time initialization (failure in this
55 * function are considered fatal)
56 * asic_startup setup the GPU acceleration, in order to
57 * follow guideline the first thing this
58 * function should do is setting the GPU
59 * memory controller (only MC setup failure
60 * are considered as fatal)
61 */
62
63 #include <asm/atomic.h>
64 #include <linux/wait.h>
65 #include <linux/list.h>
66 #include <linux/kref.h>
67
68 #include <ttm/ttm_bo_api.h>
69 #include <ttm/ttm_bo_driver.h>
70 #include <ttm/ttm_placement.h>
71 #include <ttm/ttm_module.h>
72
73 #include "radeon_family.h"
74 #include "radeon_mode.h"
75 #include "radeon_reg.h"
76
77 /*
78 * Modules parameters.
79 */
80 extern int radeon_no_wb;
81 extern int radeon_modeset;
82 extern int radeon_dynclks;
83 extern int radeon_r4xx_atom;
84 extern int radeon_agpmode;
85 extern int radeon_vram_limit;
86 extern int radeon_gart_size;
87 extern int radeon_benchmarking;
88 extern int radeon_testing;
89 extern int radeon_connector_table;
90 extern int radeon_tv;
91 extern int radeon_new_pll;
92 extern int radeon_audio;
93 extern int radeon_disp_priority;
94 extern int radeon_hw_i2c;
95
96 /*
97 * Copy from radeon_drv.h so we don't have to include both and have conflicting
98 * symbol;
99 */
100 #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
101 #define RADEON_FENCE_JIFFIES_TIMEOUT (HZ / 2)
102 /* RADEON_IB_POOL_SIZE must be a power of 2 */
103 #define RADEON_IB_POOL_SIZE 16
104 #define RADEON_DEBUGFS_MAX_NUM_FILES 32
105 #define RADEONFB_CONN_LIMIT 4
106 #define RADEON_BIOS_NUM_SCRATCH 8
107
108 /*
109 * Errata workarounds.
110 */
111 enum radeon_pll_errata {
112 CHIP_ERRATA_R300_CG = 0x00000001,
113 CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
114 CHIP_ERRATA_PLL_DELAY = 0x00000004
115 };
116
117
118 struct radeon_device;
119
120
121 /*
122 * BIOS.
123 */
124 #define ATRM_BIOS_PAGE 4096
125
126 #if defined(CONFIG_VGA_SWITCHEROO)
127 bool radeon_atrm_supported(struct pci_dev *pdev);
128 int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len);
129 #else
130 static inline bool radeon_atrm_supported(struct pci_dev *pdev)
131 {
132 return false;
133 }
134
135 static inline int radeon_atrm_get_bios_chunk(uint8_t *bios, int offset, int len){
136 return -EINVAL;
137 }
138 #endif
139 bool radeon_get_bios(struct radeon_device *rdev);
140
141
142 /*
143 * Dummy page
144 */
145 struct radeon_dummy_page {
146 struct page *page;
147 dma_addr_t addr;
148 };
149 int radeon_dummy_page_init(struct radeon_device *rdev);
150 void radeon_dummy_page_fini(struct radeon_device *rdev);
151
152
153 /*
154 * Clocks
155 */
156 struct radeon_clock {
157 struct radeon_pll p1pll;
158 struct radeon_pll p2pll;
159 struct radeon_pll dcpll;
160 struct radeon_pll spll;
161 struct radeon_pll mpll;
162 /* 10 Khz units */
163 uint32_t default_mclk;
164 uint32_t default_sclk;
165 uint32_t default_dispclk;
166 uint32_t dp_extclk;
167 };
168
169 /*
170 * Power management
171 */
172 int radeon_pm_init(struct radeon_device *rdev);
173 void radeon_pm_fini(struct radeon_device *rdev);
174 void radeon_pm_compute_clocks(struct radeon_device *rdev);
175 void radeon_pm_suspend(struct radeon_device *rdev);
176 void radeon_pm_resume(struct radeon_device *rdev);
177 void radeon_combios_get_power_modes(struct radeon_device *rdev);
178 void radeon_atombios_get_power_modes(struct radeon_device *rdev);
179 void radeon_atom_set_voltage(struct radeon_device *rdev, u16 level);
180
181 /*
182 * Fences.
183 */
184 struct radeon_fence_driver {
185 uint32_t scratch_reg;
186 atomic_t seq;
187 uint32_t last_seq;
188 unsigned long last_jiffies;
189 unsigned long last_timeout;
190 wait_queue_head_t queue;
191 rwlock_t lock;
192 struct list_head created;
193 struct list_head emited;
194 struct list_head signaled;
195 bool initialized;
196 };
197
198 struct radeon_fence {
199 struct radeon_device *rdev;
200 struct kref kref;
201 struct list_head list;
202 /* protected by radeon_fence.lock */
203 uint32_t seq;
204 bool emited;
205 bool signaled;
206 };
207
208 int radeon_fence_driver_init(struct radeon_device *rdev);
209 void radeon_fence_driver_fini(struct radeon_device *rdev);
210 int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
211 int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
212 void radeon_fence_process(struct radeon_device *rdev);
213 bool radeon_fence_signaled(struct radeon_fence *fence);
214 int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
215 int radeon_fence_wait_next(struct radeon_device *rdev);
216 int radeon_fence_wait_last(struct radeon_device *rdev);
217 struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
218 void radeon_fence_unref(struct radeon_fence **fence);
219
220 /*
221 * Tiling registers
222 */
223 struct radeon_surface_reg {
224 struct radeon_bo *bo;
225 };
226
227 #define RADEON_GEM_MAX_SURFACES 8
228
229 /*
230 * TTM.
231 */
232 struct radeon_mman {
233 struct ttm_bo_global_ref bo_global_ref;
234 struct ttm_global_reference mem_global_ref;
235 struct ttm_bo_device bdev;
236 bool mem_global_referenced;
237 bool initialized;
238 };
239
240 struct radeon_bo {
241 /* Protected by gem.mutex */
242 struct list_head list;
243 /* Protected by tbo.reserved */
244 u32 placements[3];
245 struct ttm_placement placement;
246 struct ttm_buffer_object tbo;
247 struct ttm_bo_kmap_obj kmap;
248 unsigned pin_count;
249 void *kptr;
250 u32 tiling_flags;
251 u32 pitch;
252 int surface_reg;
253 /* Constant after initialization */
254 struct radeon_device *rdev;
255 struct drm_gem_object *gobj;
256 };
257
258 struct radeon_bo_list {
259 struct list_head list;
260 struct radeon_bo *bo;
261 uint64_t gpu_offset;
262 unsigned rdomain;
263 unsigned wdomain;
264 u32 tiling_flags;
265 bool reserved;
266 };
267
268 /*
269 * GEM objects.
270 */
271 struct radeon_gem {
272 struct mutex mutex;
273 struct list_head objects;
274 };
275
276 int radeon_gem_init(struct radeon_device *rdev);
277 void radeon_gem_fini(struct radeon_device *rdev);
278 int radeon_gem_object_create(struct radeon_device *rdev, int size,
279 int alignment, int initial_domain,
280 bool discardable, bool kernel,
281 struct drm_gem_object **obj);
282 int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
283 uint64_t *gpu_addr);
284 void radeon_gem_object_unpin(struct drm_gem_object *obj);
285
286
287 /*
288 * GART structures, functions & helpers
289 */
290 struct radeon_mc;
291
292 struct radeon_gart_table_ram {
293 volatile uint32_t *ptr;
294 };
295
296 struct radeon_gart_table_vram {
297 struct radeon_bo *robj;
298 volatile uint32_t *ptr;
299 };
300
301 union radeon_gart_table {
302 struct radeon_gart_table_ram ram;
303 struct radeon_gart_table_vram vram;
304 };
305
306 #define RADEON_GPU_PAGE_SIZE 4096
307 #define RADEON_GPU_PAGE_MASK (RADEON_GPU_PAGE_SIZE - 1)
308
309 struct radeon_gart {
310 dma_addr_t table_addr;
311 unsigned num_gpu_pages;
312 unsigned num_cpu_pages;
313 unsigned table_size;
314 union radeon_gart_table table;
315 struct page **pages;
316 dma_addr_t *pages_addr;
317 bool ready;
318 };
319
320 int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
321 void radeon_gart_table_ram_free(struct radeon_device *rdev);
322 int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
323 void radeon_gart_table_vram_free(struct radeon_device *rdev);
324 int radeon_gart_init(struct radeon_device *rdev);
325 void radeon_gart_fini(struct radeon_device *rdev);
326 void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
327 int pages);
328 int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
329 int pages, struct page **pagelist);
330
331
332 /*
333 * GPU MC structures, functions & helpers
334 */
335 struct radeon_mc {
336 resource_size_t aper_size;
337 resource_size_t aper_base;
338 resource_size_t agp_base;
339 /* for some chips with <= 32MB we need to lie
340 * about vram size near mc fb location */
341 u64 mc_vram_size;
342 u64 visible_vram_size;
343 u64 gtt_size;
344 u64 gtt_start;
345 u64 gtt_end;
346 u64 vram_start;
347 u64 vram_end;
348 unsigned vram_width;
349 u64 real_vram_size;
350 int vram_mtrr;
351 bool vram_is_ddr;
352 bool igp_sideport_enabled;
353 };
354
355 bool radeon_combios_sideport_present(struct radeon_device *rdev);
356 bool radeon_atombios_sideport_present(struct radeon_device *rdev);
357
358 /*
359 * GPU scratch registers structures, functions & helpers
360 */
361 struct radeon_scratch {
362 unsigned num_reg;
363 bool free[32];
364 uint32_t reg[32];
365 };
366
367 int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
368 void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
369
370
371 /*
372 * IRQS.
373 */
374 struct radeon_irq {
375 bool installed;
376 bool sw_int;
377 /* FIXME: use a define max crtc rather than hardcode it */
378 bool crtc_vblank_int[6];
379 wait_queue_head_t vblank_queue;
380 /* FIXME: use defines for max hpd/dacs */
381 bool hpd[6];
382 bool gui_idle;
383 bool gui_idle_acked;
384 wait_queue_head_t idle_queue;
385 /* FIXME: use defines for max HDMI blocks */
386 bool hdmi[2];
387 spinlock_t sw_lock;
388 int sw_refcount;
389 };
390
391 int radeon_irq_kms_init(struct radeon_device *rdev);
392 void radeon_irq_kms_fini(struct radeon_device *rdev);
393 void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
394 void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
395
396 /*
397 * CP & ring.
398 */
399 struct radeon_ib {
400 struct list_head list;
401 unsigned idx;
402 uint64_t gpu_addr;
403 struct radeon_fence *fence;
404 uint32_t *ptr;
405 uint32_t length_dw;
406 bool free;
407 };
408
409 /*
410 * locking -
411 * mutex protects scheduled_ibs, ready, alloc_bm
412 */
413 struct radeon_ib_pool {
414 struct mutex mutex;
415 struct radeon_bo *robj;
416 struct list_head bogus_ib;
417 struct radeon_ib ibs[RADEON_IB_POOL_SIZE];
418 bool ready;
419 unsigned head_id;
420 };
421
422 struct radeon_cp {
423 struct radeon_bo *ring_obj;
424 volatile uint32_t *ring;
425 unsigned rptr;
426 unsigned wptr;
427 unsigned wptr_old;
428 unsigned ring_size;
429 unsigned ring_free_dw;
430 int count_dw;
431 uint64_t gpu_addr;
432 uint32_t align_mask;
433 uint32_t ptr_mask;
434 struct mutex mutex;
435 bool ready;
436 };
437
438 /*
439 * R6xx+ IH ring
440 */
441 struct r600_ih {
442 struct radeon_bo *ring_obj;
443 volatile uint32_t *ring;
444 unsigned rptr;
445 unsigned wptr;
446 unsigned wptr_old;
447 unsigned ring_size;
448 uint64_t gpu_addr;
449 uint32_t ptr_mask;
450 spinlock_t lock;
451 bool enabled;
452 };
453
454 struct r600_blit {
455 struct mutex mutex;
456 struct radeon_bo *shader_obj;
457 u64 shader_gpu_addr;
458 u32 vs_offset, ps_offset;
459 u32 state_offset;
460 u32 state_len;
461 u32 vb_used, vb_total;
462 struct radeon_ib *vb_ib;
463 };
464
465 int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
466 void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
467 int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
468 int radeon_ib_pool_init(struct radeon_device *rdev);
469 void radeon_ib_pool_fini(struct radeon_device *rdev);
470 int radeon_ib_test(struct radeon_device *rdev);
471 extern void radeon_ib_bogus_add(struct radeon_device *rdev, struct radeon_ib *ib);
472 /* Ring access between begin & end cannot sleep */
473 void radeon_ring_free_size(struct radeon_device *rdev);
474 int radeon_ring_alloc(struct radeon_device *rdev, unsigned ndw);
475 int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
476 void radeon_ring_commit(struct radeon_device *rdev);
477 void radeon_ring_unlock_commit(struct radeon_device *rdev);
478 void radeon_ring_unlock_undo(struct radeon_device *rdev);
479 int radeon_ring_test(struct radeon_device *rdev);
480 int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
481 void radeon_ring_fini(struct radeon_device *rdev);
482
483
484 /*
485 * CS.
486 */
487 struct radeon_cs_reloc {
488 struct drm_gem_object *gobj;
489 struct radeon_bo *robj;
490 struct radeon_bo_list lobj;
491 uint32_t handle;
492 uint32_t flags;
493 };
494
495 struct radeon_cs_chunk {
496 uint32_t chunk_id;
497 uint32_t length_dw;
498 int kpage_idx[2];
499 uint32_t *kpage[2];
500 uint32_t *kdata;
501 void __user *user_ptr;
502 int last_copied_page;
503 int last_page_index;
504 };
505
506 struct radeon_cs_parser {
507 struct device *dev;
508 struct radeon_device *rdev;
509 struct drm_file *filp;
510 /* chunks */
511 unsigned nchunks;
512 struct radeon_cs_chunk *chunks;
513 uint64_t *chunks_array;
514 /* IB */
515 unsigned idx;
516 /* relocations */
517 unsigned nrelocs;
518 struct radeon_cs_reloc *relocs;
519 struct radeon_cs_reloc **relocs_ptr;
520 struct list_head validated;
521 /* indices of various chunks */
522 int chunk_ib_idx;
523 int chunk_relocs_idx;
524 struct radeon_ib *ib;
525 void *track;
526 unsigned family;
527 int parser_error;
528 };
529
530 extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
531 extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
532
533
534 static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
535 {
536 struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
537 u32 pg_idx, pg_offset;
538 u32 idx_value = 0;
539 int new_page;
540
541 pg_idx = (idx * 4) / PAGE_SIZE;
542 pg_offset = (idx * 4) % PAGE_SIZE;
543
544 if (ibc->kpage_idx[0] == pg_idx)
545 return ibc->kpage[0][pg_offset/4];
546 if (ibc->kpage_idx[1] == pg_idx)
547 return ibc->kpage[1][pg_offset/4];
548
549 new_page = radeon_cs_update_pages(p, pg_idx);
550 if (new_page < 0) {
551 p->parser_error = new_page;
552 return 0;
553 }
554
555 idx_value = ibc->kpage[new_page][pg_offset/4];
556 return idx_value;
557 }
558
559 struct radeon_cs_packet {
560 unsigned idx;
561 unsigned type;
562 unsigned reg;
563 unsigned opcode;
564 int count;
565 unsigned one_reg_wr;
566 };
567
568 typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
569 struct radeon_cs_packet *pkt,
570 unsigned idx, unsigned reg);
571 typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
572 struct radeon_cs_packet *pkt);
573
574
575 /*
576 * AGP
577 */
578 int radeon_agp_init(struct radeon_device *rdev);
579 void radeon_agp_resume(struct radeon_device *rdev);
580 void radeon_agp_suspend(struct radeon_device *rdev);
581 void radeon_agp_fini(struct radeon_device *rdev);
582
583
584 /*
585 * Writeback
586 */
587 struct radeon_wb {
588 struct radeon_bo *wb_obj;
589 volatile uint32_t *wb;
590 uint64_t gpu_addr;
591 };
592
593 /**
594 * struct radeon_pm - power management datas
595 * @max_bandwidth: maximum bandwidth the gpu has (MByte/s)
596 * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880)
597 * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880)
598 * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880)
599 * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880)
600 * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP)
601 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
602 * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP)
603 * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP)
604 * @sclk: GPU clock Mhz (core bandwith depends of this clock)
605 * @needed_bandwidth: current bandwidth needs
606 *
607 * It keeps track of various data needed to take powermanagement decision.
608 * Bandwith need is used to determine minimun clock of the GPU and memory.
609 * Equation between gpu/memory clock and available bandwidth is hw dependent
610 * (type of memory, bus size, efficiency, ...)
611 */
612
613 enum radeon_pm_method {
614 PM_METHOD_PROFILE,
615 PM_METHOD_DYNPM,
616 };
617
618 enum radeon_dynpm_state {
619 DYNPM_STATE_DISABLED,
620 DYNPM_STATE_MINIMUM,
621 DYNPM_STATE_PAUSED,
622 DYNPM_STATE_ACTIVE
623 };
624 enum radeon_dynpm_action {
625 DYNPM_ACTION_NONE,
626 DYNPM_ACTION_MINIMUM,
627 DYNPM_ACTION_DOWNCLOCK,
628 DYNPM_ACTION_UPCLOCK,
629 DYNPM_ACTION_DEFAULT
630 };
631
632 enum radeon_voltage_type {
633 VOLTAGE_NONE = 0,
634 VOLTAGE_GPIO,
635 VOLTAGE_VDDC,
636 VOLTAGE_SW
637 };
638
639 enum radeon_pm_state_type {
640 POWER_STATE_TYPE_DEFAULT,
641 POWER_STATE_TYPE_POWERSAVE,
642 POWER_STATE_TYPE_BATTERY,
643 POWER_STATE_TYPE_BALANCED,
644 POWER_STATE_TYPE_PERFORMANCE,
645 };
646
647 enum radeon_pm_profile_type {
648 PM_PROFILE_DEFAULT,
649 PM_PROFILE_AUTO,
650 PM_PROFILE_LOW,
651 PM_PROFILE_HIGH,
652 };
653
654 #define PM_PROFILE_DEFAULT_IDX 0
655 #define PM_PROFILE_LOW_SH_IDX 1
656 #define PM_PROFILE_HIGH_SH_IDX 2
657 #define PM_PROFILE_LOW_MH_IDX 3
658 #define PM_PROFILE_HIGH_MH_IDX 4
659 #define PM_PROFILE_MAX 5
660
661 struct radeon_pm_profile {
662 int dpms_off_ps_idx;
663 int dpms_on_ps_idx;
664 int dpms_off_cm_idx;
665 int dpms_on_cm_idx;
666 };
667
668 struct radeon_voltage {
669 enum radeon_voltage_type type;
670 /* gpio voltage */
671 struct radeon_gpio_rec gpio;
672 u32 delay; /* delay in usec from voltage drop to sclk change */
673 bool active_high; /* voltage drop is active when bit is high */
674 /* VDDC voltage */
675 u8 vddc_id; /* index into vddc voltage table */
676 u8 vddci_id; /* index into vddci voltage table */
677 bool vddci_enabled;
678 /* r6xx+ sw */
679 u32 voltage;
680 };
681
682 /* clock mode flags */
683 #define RADEON_PM_MODE_NO_DISPLAY (1 << 0)
684
685 struct radeon_pm_clock_info {
686 /* memory clock */
687 u32 mclk;
688 /* engine clock */
689 u32 sclk;
690 /* voltage info */
691 struct radeon_voltage voltage;
692 /* standardized clock flags */
693 u32 flags;
694 };
695
696 /* state flags */
697 #define RADEON_PM_STATE_SINGLE_DISPLAY_ONLY (1 << 0)
698
699 struct radeon_power_state {
700 enum radeon_pm_state_type type;
701 /* XXX: use a define for num clock modes */
702 struct radeon_pm_clock_info clock_info[8];
703 /* number of valid clock modes in this power state */
704 int num_clock_modes;
705 struct radeon_pm_clock_info *default_clock_mode;
706 /* standardized state flags */
707 u32 flags;
708 u32 misc; /* vbios specific flags */
709 u32 misc2; /* vbios specific flags */
710 int pcie_lanes; /* pcie lanes */
711 };
712
713 /*
714 * Some modes are overclocked by very low value, accept them
715 */
716 #define RADEON_MODE_OVERCLOCK_MARGIN 500 /* 5 MHz */
717
718 struct radeon_pm {
719 struct mutex mutex;
720 u32 active_crtcs;
721 int active_crtc_count;
722 int req_vblank;
723 bool vblank_sync;
724 bool gui_idle;
725 fixed20_12 max_bandwidth;
726 fixed20_12 igp_sideport_mclk;
727 fixed20_12 igp_system_mclk;
728 fixed20_12 igp_ht_link_clk;
729 fixed20_12 igp_ht_link_width;
730 fixed20_12 k8_bandwidth;
731 fixed20_12 sideport_bandwidth;
732 fixed20_12 ht_bandwidth;
733 fixed20_12 core_bandwidth;
734 fixed20_12 sclk;
735 fixed20_12 mclk;
736 fixed20_12 needed_bandwidth;
737 /* XXX: use a define for num power modes */
738 struct radeon_power_state power_state[8];
739 /* number of valid power states */
740 int num_power_states;
741 int current_power_state_index;
742 int current_clock_mode_index;
743 int requested_power_state_index;
744 int requested_clock_mode_index;
745 int default_power_state_index;
746 u32 current_sclk;
747 u32 current_mclk;
748 struct radeon_i2c_chan *i2c_bus;
749 /* selected pm method */
750 enum radeon_pm_method pm_method;
751 /* dynpm power management */
752 struct delayed_work dynpm_idle_work;
753 enum radeon_dynpm_state dynpm_state;
754 enum radeon_dynpm_action dynpm_planned_action;
755 unsigned long dynpm_action_timeout;
756 bool dynpm_can_upclock;
757 bool dynpm_can_downclock;
758 /* profile-based power management */
759 enum radeon_pm_profile_type profile;
760 int profile_index;
761 struct radeon_pm_profile profiles[PM_PROFILE_MAX];
762 };
763
764
765 /*
766 * Benchmarking
767 */
768 void radeon_benchmark(struct radeon_device *rdev);
769
770
771 /*
772 * Testing
773 */
774 void radeon_test_moves(struct radeon_device *rdev);
775
776
777 /*
778 * Debugfs
779 */
780 int radeon_debugfs_add_files(struct radeon_device *rdev,
781 struct drm_info_list *files,
782 unsigned nfiles);
783 int radeon_debugfs_fence_init(struct radeon_device *rdev);
784
785
786 /*
787 * ASIC specific functions.
788 */
789 struct radeon_asic {
790 int (*init)(struct radeon_device *rdev);
791 void (*fini)(struct radeon_device *rdev);
792 int (*resume)(struct radeon_device *rdev);
793 int (*suspend)(struct radeon_device *rdev);
794 void (*vga_set_state)(struct radeon_device *rdev, bool state);
795 bool (*gpu_is_lockup)(struct radeon_device *rdev);
796 int (*asic_reset)(struct radeon_device *rdev);
797 void (*gart_tlb_flush)(struct radeon_device *rdev);
798 int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
799 int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
800 void (*cp_fini)(struct radeon_device *rdev);
801 void (*cp_disable)(struct radeon_device *rdev);
802 void (*cp_commit)(struct radeon_device *rdev);
803 void (*ring_start)(struct radeon_device *rdev);
804 int (*ring_test)(struct radeon_device *rdev);
805 void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
806 int (*irq_set)(struct radeon_device *rdev);
807 int (*irq_process)(struct radeon_device *rdev);
808 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
809 void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
810 int (*cs_parse)(struct radeon_cs_parser *p);
811 int (*copy_blit)(struct radeon_device *rdev,
812 uint64_t src_offset,
813 uint64_t dst_offset,
814 unsigned num_pages,
815 struct radeon_fence *fence);
816 int (*copy_dma)(struct radeon_device *rdev,
817 uint64_t src_offset,
818 uint64_t dst_offset,
819 unsigned num_pages,
820 struct radeon_fence *fence);
821 int (*copy)(struct radeon_device *rdev,
822 uint64_t src_offset,
823 uint64_t dst_offset,
824 unsigned num_pages,
825 struct radeon_fence *fence);
826 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
827 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
828 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
829 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
830 int (*get_pcie_lanes)(struct radeon_device *rdev);
831 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
832 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
833 int (*set_surface_reg)(struct radeon_device *rdev, int reg,
834 uint32_t tiling_flags, uint32_t pitch,
835 uint32_t offset, uint32_t obj_size);
836 void (*clear_surface_reg)(struct radeon_device *rdev, int reg);
837 void (*bandwidth_update)(struct radeon_device *rdev);
838 void (*hpd_init)(struct radeon_device *rdev);
839 void (*hpd_fini)(struct radeon_device *rdev);
840 bool (*hpd_sense)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
841 void (*hpd_set_polarity)(struct radeon_device *rdev, enum radeon_hpd_id hpd);
842 /* ioctl hw specific callback. Some hw might want to perform special
843 * operation on specific ioctl. For instance on wait idle some hw
844 * might want to perform and HDP flush through MMIO as it seems that
845 * some R6XX/R7XX hw doesn't take HDP flush into account if programmed
846 * through ring.
847 */
848 void (*ioctl_wait_idle)(struct radeon_device *rdev, struct radeon_bo *bo);
849 bool (*gui_idle)(struct radeon_device *rdev);
850 /* power management */
851 void (*pm_misc)(struct radeon_device *rdev);
852 void (*pm_prepare)(struct radeon_device *rdev);
853 void (*pm_finish)(struct radeon_device *rdev);
854 void (*pm_init_profile)(struct radeon_device *rdev);
855 void (*pm_get_dynpm_state)(struct radeon_device *rdev);
856 };
857
858 /*
859 * Asic structures
860 */
861 struct r100_gpu_lockup {
862 unsigned long last_jiffies;
863 u32 last_cp_rptr;
864 };
865
866 struct r100_asic {
867 const unsigned *reg_safe_bm;
868 unsigned reg_safe_bm_size;
869 u32 hdp_cntl;
870 struct r100_gpu_lockup lockup;
871 };
872
873 struct r300_asic {
874 const unsigned *reg_safe_bm;
875 unsigned reg_safe_bm_size;
876 u32 resync_scratch;
877 u32 hdp_cntl;
878 struct r100_gpu_lockup lockup;
879 };
880
881 struct r600_asic {
882 unsigned max_pipes;
883 unsigned max_tile_pipes;
884 unsigned max_simds;
885 unsigned max_backends;
886 unsigned max_gprs;
887 unsigned max_threads;
888 unsigned max_stack_entries;
889 unsigned max_hw_contexts;
890 unsigned max_gs_threads;
891 unsigned sx_max_export_size;
892 unsigned sx_max_export_pos_size;
893 unsigned sx_max_export_smx_size;
894 unsigned sq_num_cf_insts;
895 unsigned tiling_nbanks;
896 unsigned tiling_npipes;
897 unsigned tiling_group_size;
898 struct r100_gpu_lockup lockup;
899 };
900
901 struct rv770_asic {
902 unsigned max_pipes;
903 unsigned max_tile_pipes;
904 unsigned max_simds;
905 unsigned max_backends;
906 unsigned max_gprs;
907 unsigned max_threads;
908 unsigned max_stack_entries;
909 unsigned max_hw_contexts;
910 unsigned max_gs_threads;
911 unsigned sx_max_export_size;
912 unsigned sx_max_export_pos_size;
913 unsigned sx_max_export_smx_size;
914 unsigned sq_num_cf_insts;
915 unsigned sx_num_of_sets;
916 unsigned sc_prim_fifo_size;
917 unsigned sc_hiz_tile_fifo_size;
918 unsigned sc_earlyz_tile_fifo_fize;
919 unsigned tiling_nbanks;
920 unsigned tiling_npipes;
921 unsigned tiling_group_size;
922 struct r100_gpu_lockup lockup;
923 };
924
925 struct evergreen_asic {
926 unsigned num_ses;
927 unsigned max_pipes;
928 unsigned max_tile_pipes;
929 unsigned max_simds;
930 unsigned max_backends;
931 unsigned max_gprs;
932 unsigned max_threads;
933 unsigned max_stack_entries;
934 unsigned max_hw_contexts;
935 unsigned max_gs_threads;
936 unsigned sx_max_export_size;
937 unsigned sx_max_export_pos_size;
938 unsigned sx_max_export_smx_size;
939 unsigned sq_num_cf_insts;
940 unsigned sx_num_of_sets;
941 unsigned sc_prim_fifo_size;
942 unsigned sc_hiz_tile_fifo_size;
943 unsigned sc_earlyz_tile_fifo_size;
944 unsigned tiling_nbanks;
945 unsigned tiling_npipes;
946 unsigned tiling_group_size;
947 };
948
949 union radeon_asic_config {
950 struct r300_asic r300;
951 struct r100_asic r100;
952 struct r600_asic r600;
953 struct rv770_asic rv770;
954 struct evergreen_asic evergreen;
955 };
956
957 /*
958 * asic initizalization from radeon_asic.c
959 */
960 void radeon_agp_disable(struct radeon_device *rdev);
961 int radeon_asic_init(struct radeon_device *rdev);
962
963
964 /*
965 * IOCTL.
966 */
967 int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
968 struct drm_file *filp);
969 int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
970 struct drm_file *filp);
971 int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
972 struct drm_file *file_priv);
973 int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
974 struct drm_file *file_priv);
975 int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
976 struct drm_file *file_priv);
977 int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
978 struct drm_file *file_priv);
979 int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
980 struct drm_file *filp);
981 int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
982 struct drm_file *filp);
983 int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
984 struct drm_file *filp);
985 int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
986 struct drm_file *filp);
987 int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
988 int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
989 struct drm_file *filp);
990 int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
991 struct drm_file *filp);
992
993
994 /*
995 * Core structure, functions and helpers.
996 */
997 typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
998 typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
999
1000 struct radeon_device {
1001 struct device *dev;
1002 struct drm_device *ddev;
1003 struct pci_dev *pdev;
1004 /* ASIC */
1005 union radeon_asic_config config;
1006 enum radeon_family family;
1007 unsigned long flags;
1008 int usec_timeout;
1009 enum radeon_pll_errata pll_errata;
1010 int num_gb_pipes;
1011 int num_z_pipes;
1012 int disp_priority;
1013 /* BIOS */
1014 uint8_t *bios;
1015 bool is_atom_bios;
1016 uint16_t bios_header_start;
1017 struct radeon_bo *stollen_vga_memory;
1018 /* Register mmio */
1019 resource_size_t rmmio_base;
1020 resource_size_t rmmio_size;
1021 void *rmmio;
1022 radeon_rreg_t mc_rreg;
1023 radeon_wreg_t mc_wreg;
1024 radeon_rreg_t pll_rreg;
1025 radeon_wreg_t pll_wreg;
1026 uint32_t pcie_reg_mask;
1027 radeon_rreg_t pciep_rreg;
1028 radeon_wreg_t pciep_wreg;
1029 struct radeon_clock clock;
1030 struct radeon_mc mc;
1031 struct radeon_gart gart;
1032 struct radeon_mode_info mode_info;
1033 struct radeon_scratch scratch;
1034 struct radeon_mman mman;
1035 struct radeon_fence_driver fence_drv;
1036 struct radeon_cp cp;
1037 struct radeon_ib_pool ib_pool;
1038 struct radeon_irq irq;
1039 struct radeon_asic *asic;
1040 struct radeon_gem gem;
1041 struct radeon_pm pm;
1042 uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH];
1043 struct mutex cs_mutex;
1044 struct radeon_wb wb;
1045 struct radeon_dummy_page dummy_page;
1046 bool gpu_lockup;
1047 bool shutdown;
1048 bool suspend;
1049 bool need_dma32;
1050 bool accel_working;
1051 struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
1052 const struct firmware *me_fw; /* all family ME firmware */
1053 const struct firmware *pfp_fw; /* r6/700 PFP firmware */
1054 const struct firmware *rlc_fw; /* r6/700 RLC firmware */
1055 struct r600_blit r600_blit;
1056 int msi_enabled; /* msi enabled */
1057 struct r600_ih ih; /* r6/700 interrupt ring */
1058 struct workqueue_struct *wq;
1059 struct work_struct hotplug_work;
1060 int num_crtc; /* number of crtcs */
1061 struct mutex dc_hw_i2c_mutex; /* display controller hw i2c mutex */
1062 struct mutex vram_mutex;
1063
1064 /* audio stuff */
1065 struct timer_list audio_timer;
1066 int audio_channels;
1067 int audio_rate;
1068 int audio_bits_per_sample;
1069 uint8_t audio_status_bits;
1070 uint8_t audio_category_code;
1071
1072 bool powered_down;
1073 struct notifier_block acpi_nb;
1074 };
1075
1076 int radeon_device_init(struct radeon_device *rdev,
1077 struct drm_device *ddev,
1078 struct pci_dev *pdev,
1079 uint32_t flags);
1080 void radeon_device_fini(struct radeon_device *rdev);
1081 int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
1082
1083 /* r600 blit */
1084 int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
1085 void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
1086 void r600_kms_blit_copy(struct radeon_device *rdev,
1087 u64 src_gpu_addr, u64 dst_gpu_addr,
1088 int size_bytes);
1089
1090 static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
1091 {
1092 if (reg < rdev->rmmio_size)
1093 return readl(((void __iomem *)rdev->rmmio) + reg);
1094 else {
1095 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
1096 return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
1097 }
1098 }
1099
1100 static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
1101 {
1102 if (reg < rdev->rmmio_size)
1103 writel(v, ((void __iomem *)rdev->rmmio) + reg);
1104 else {
1105 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
1106 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
1107 }
1108 }
1109
1110 /*
1111 * Cast helper
1112 */
1113 #define to_radeon_fence(p) ((struct radeon_fence *)(p))
1114
1115 /*
1116 * Registers read & write functions.
1117 */
1118 #define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
1119 #define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
1120 #define RREG32(reg) r100_mm_rreg(rdev, (reg))
1121 #define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg)))
1122 #define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
1123 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
1124 #define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
1125 #define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
1126 #define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
1127 #define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
1128 #define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
1129 #define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
1130 #define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
1131 #define RREG32_PCIE_P(reg) rdev->pciep_rreg(rdev, (reg))
1132 #define WREG32_PCIE_P(reg, v) rdev->pciep_wreg(rdev, (reg), (v))
1133 #define WREG32_P(reg, val, mask) \
1134 do { \
1135 uint32_t tmp_ = RREG32(reg); \
1136 tmp_ &= (mask); \
1137 tmp_ |= ((val) & ~(mask)); \
1138 WREG32(reg, tmp_); \
1139 } while (0)
1140 #define WREG32_PLL_P(reg, val, mask) \
1141 do { \
1142 uint32_t tmp_ = RREG32_PLL(reg); \
1143 tmp_ &= (mask); \
1144 tmp_ |= ((val) & ~(mask)); \
1145 WREG32_PLL(reg, tmp_); \
1146 } while (0)
1147 #define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg)))
1148
1149 /*
1150 * Indirect registers accessor
1151 */
1152 static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
1153 {
1154 uint32_t r;
1155
1156 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
1157 r = RREG32(RADEON_PCIE_DATA);
1158 return r;
1159 }
1160
1161 static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
1162 {
1163 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
1164 WREG32(RADEON_PCIE_DATA, (v));
1165 }
1166
1167 void r100_pll_errata_after_index(struct radeon_device *rdev);
1168
1169
1170 /*
1171 * ASICs helpers.
1172 */
1173 #define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
1174 (rdev->pdev->device == 0x5969))
1175 #define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
1176 (rdev->family == CHIP_RV200) || \
1177 (rdev->family == CHIP_RS100) || \
1178 (rdev->family == CHIP_RS200) || \
1179 (rdev->family == CHIP_RV250) || \
1180 (rdev->family == CHIP_RV280) || \
1181 (rdev->family == CHIP_RS300))
1182 #define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \
1183 (rdev->family == CHIP_RV350) || \
1184 (rdev->family == CHIP_R350) || \
1185 (rdev->family == CHIP_RV380) || \
1186 (rdev->family == CHIP_R420) || \
1187 (rdev->family == CHIP_R423) || \
1188 (rdev->family == CHIP_RV410) || \
1189 (rdev->family == CHIP_RS400) || \
1190 (rdev->family == CHIP_RS480))
1191 #define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
1192 #define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
1193 #define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
1194 #define ASIC_IS_DCE4(rdev) ((rdev->family >= CHIP_CEDAR))
1195
1196 /*
1197 * BIOS helpers.
1198 */
1199 #define RBIOS8(i) (rdev->bios[i])
1200 #define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
1201 #define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
1202
1203 int radeon_combios_init(struct radeon_device *rdev);
1204 void radeon_combios_fini(struct radeon_device *rdev);
1205 int radeon_atombios_init(struct radeon_device *rdev);
1206 void radeon_atombios_fini(struct radeon_device *rdev);
1207
1208
1209 /*
1210 * RING helpers.
1211 */
1212 static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
1213 {
1214 #if DRM_DEBUG_CODE
1215 if (rdev->cp.count_dw <= 0) {
1216 DRM_ERROR("radeon: writting more dword to ring than expected !\n");
1217 }
1218 #endif
1219 rdev->cp.ring[rdev->cp.wptr++] = v;
1220 rdev->cp.wptr &= rdev->cp.ptr_mask;
1221 rdev->cp.count_dw--;
1222 rdev->cp.ring_free_dw--;
1223 }
1224
1225
1226 /*
1227 * ASICs macro.
1228 */
1229 #define radeon_init(rdev) (rdev)->asic->init((rdev))
1230 #define radeon_fini(rdev) (rdev)->asic->fini((rdev))
1231 #define radeon_resume(rdev) (rdev)->asic->resume((rdev))
1232 #define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
1233 #define radeon_cs_parse(p) rdev->asic->cs_parse((p))
1234 #define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
1235 #define radeon_gpu_is_lockup(rdev) (rdev)->asic->gpu_is_lockup((rdev))
1236 #define radeon_asic_reset(rdev) (rdev)->asic->asic_reset((rdev))
1237 #define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
1238 #define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
1239 #define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
1240 #define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
1241 #define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
1242 #define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
1243 #define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
1244 #define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
1245 #define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
1246 #define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
1247 #define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
1248 #define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
1249 #define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
1250 #define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
1251 #define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
1252 #define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
1253 #define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e))
1254 #define radeon_get_pcie_lanes(rdev) (rdev)->asic->get_pcie_lanes((rdev))
1255 #define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
1256 #define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
1257 #define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
1258 #define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
1259 #define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
1260 #define radeon_hpd_init(rdev) (rdev)->asic->hpd_init((rdev))
1261 #define radeon_hpd_fini(rdev) (rdev)->asic->hpd_fini((rdev))
1262 #define radeon_hpd_sense(rdev, hpd) (rdev)->asic->hpd_sense((rdev), (hpd))
1263 #define radeon_hpd_set_polarity(rdev, hpd) (rdev)->asic->hpd_set_polarity((rdev), (hpd))
1264 #define radeon_gui_idle(rdev) (rdev)->asic->gui_idle((rdev))
1265 #define radeon_pm_misc(rdev) (rdev)->asic->pm_misc((rdev))
1266 #define radeon_pm_prepare(rdev) (rdev)->asic->pm_prepare((rdev))
1267 #define radeon_pm_finish(rdev) (rdev)->asic->pm_finish((rdev))
1268 #define radeon_pm_init_profile(rdev) (rdev)->asic->pm_init_profile((rdev))
1269 #define radeon_pm_get_dynpm_state(rdev) (rdev)->asic->pm_get_dynpm_state((rdev))
1270
1271 /* Common functions */
1272 /* AGP */
1273 extern int radeon_gpu_reset(struct radeon_device *rdev);
1274 extern void radeon_agp_disable(struct radeon_device *rdev);
1275 extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
1276 extern void radeon_gart_restore(struct radeon_device *rdev);
1277 extern int radeon_modeset_init(struct radeon_device *rdev);
1278 extern void radeon_modeset_fini(struct radeon_device *rdev);
1279 extern bool radeon_card_posted(struct radeon_device *rdev);
1280 extern void radeon_update_bandwidth_info(struct radeon_device *rdev);
1281 extern void radeon_update_display_priority(struct radeon_device *rdev);
1282 extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
1283 extern int radeon_clocks_init(struct radeon_device *rdev);
1284 extern void radeon_clocks_fini(struct radeon_device *rdev);
1285 extern void radeon_scratch_init(struct radeon_device *rdev);
1286 extern void radeon_surface_init(struct radeon_device *rdev);
1287 extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
1288 extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
1289 extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
1290 extern void radeon_ttm_placement_from_domain(struct radeon_bo *rbo, u32 domain);
1291 extern bool radeon_ttm_bo_is_radeon_bo(struct ttm_buffer_object *bo);
1292 extern void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base);
1293 extern void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
1294 extern int radeon_resume_kms(struct drm_device *dev);
1295 extern int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
1296
1297 /* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
1298 extern void r100_gpu_lockup_update(struct r100_gpu_lockup *lockup, struct radeon_cp *cp);
1299 extern bool r100_gpu_cp_is_lockup(struct radeon_device *rdev, struct r100_gpu_lockup *lockup, struct radeon_cp *cp);
1300
1301 /* rv200,rv250,rv280 */
1302 extern void r200_set_safe_registers(struct radeon_device *rdev);
1303
1304 /* r300,r350,rv350,rv370,rv380 */
1305 extern void r300_set_reg_safe(struct radeon_device *rdev);
1306 extern void r300_mc_program(struct radeon_device *rdev);
1307 extern void r300_mc_init(struct radeon_device *rdev);
1308 extern void r300_clock_startup(struct radeon_device *rdev);
1309 extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
1310 extern int rv370_pcie_gart_init(struct radeon_device *rdev);
1311 extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
1312 extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
1313 extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
1314
1315 /* r420,r423,rv410 */
1316 extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
1317 extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
1318 extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
1319 extern void r420_pipes_init(struct radeon_device *rdev);
1320
1321 /* rv515 */
1322 struct rv515_mc_save {
1323 u32 d1vga_control;
1324 u32 d2vga_control;
1325 u32 vga_render_control;
1326 u32 vga_hdp_control;
1327 u32 d1crtc_control;
1328 u32 d2crtc_control;
1329 };
1330 extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
1331 extern void rv515_vga_render_disable(struct radeon_device *rdev);
1332 extern void rv515_set_safe_registers(struct radeon_device *rdev);
1333 extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
1334 extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
1335 extern void rv515_clock_startup(struct radeon_device *rdev);
1336 extern void rv515_debugfs(struct radeon_device *rdev);
1337 extern int rv515_suspend(struct radeon_device *rdev);
1338
1339 /* rs400 */
1340 extern int rs400_gart_init(struct radeon_device *rdev);
1341 extern int rs400_gart_enable(struct radeon_device *rdev);
1342 extern void rs400_gart_adjust_size(struct radeon_device *rdev);
1343 extern void rs400_gart_disable(struct radeon_device *rdev);
1344 extern void rs400_gart_fini(struct radeon_device *rdev);
1345
1346 /* rs600 */
1347 extern void rs600_set_safe_registers(struct radeon_device *rdev);
1348 extern int rs600_irq_set(struct radeon_device *rdev);
1349 extern void rs600_irq_disable(struct radeon_device *rdev);
1350
1351 /* rs690, rs740 */
1352 extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
1353 struct drm_display_mode *mode1,
1354 struct drm_display_mode *mode2);
1355
1356 /* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
1357 extern void r600_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc);
1358 extern bool r600_card_posted(struct radeon_device *rdev);
1359 extern void r600_cp_stop(struct radeon_device *rdev);
1360 extern int r600_cp_start(struct radeon_device *rdev);
1361 extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
1362 extern int r600_cp_resume(struct radeon_device *rdev);
1363 extern void r600_cp_fini(struct radeon_device *rdev);
1364 extern int r600_count_pipe_bits(uint32_t val);
1365 extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
1366 extern int r600_pcie_gart_init(struct radeon_device *rdev);
1367 extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
1368 extern int r600_ib_test(struct radeon_device *rdev);
1369 extern int r600_ring_test(struct radeon_device *rdev);
1370 extern void r600_wb_fini(struct radeon_device *rdev);
1371 extern int r600_wb_enable(struct radeon_device *rdev);
1372 extern void r600_wb_disable(struct radeon_device *rdev);
1373 extern void r600_scratch_init(struct radeon_device *rdev);
1374 extern int r600_blit_init(struct radeon_device *rdev);
1375 extern void r600_blit_fini(struct radeon_device *rdev);
1376 extern int r600_init_microcode(struct radeon_device *rdev);
1377 extern int r600_asic_reset(struct radeon_device *rdev);
1378 /* r600 irq */
1379 extern int r600_irq_init(struct radeon_device *rdev);
1380 extern void r600_irq_fini(struct radeon_device *rdev);
1381 extern void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
1382 extern int r600_irq_set(struct radeon_device *rdev);
1383 extern void r600_irq_suspend(struct radeon_device *rdev);
1384 extern void r600_disable_interrupts(struct radeon_device *rdev);
1385 extern void r600_rlc_stop(struct radeon_device *rdev);
1386 /* r600 audio */
1387 extern int r600_audio_init(struct radeon_device *rdev);
1388 extern int r600_audio_tmds_index(struct drm_encoder *encoder);
1389 extern void r600_audio_set_clock(struct drm_encoder *encoder, int clock);
1390 extern int r600_audio_channels(struct radeon_device *rdev);
1391 extern int r600_audio_bits_per_sample(struct radeon_device *rdev);
1392 extern int r600_audio_rate(struct radeon_device *rdev);
1393 extern uint8_t r600_audio_status_bits(struct radeon_device *rdev);
1394 extern uint8_t r600_audio_category_code(struct radeon_device *rdev);
1395 extern void r600_audio_schedule_polling(struct radeon_device *rdev);
1396 extern void r600_audio_enable_polling(struct drm_encoder *encoder);
1397 extern void r600_audio_disable_polling(struct drm_encoder *encoder);
1398 extern void r600_audio_fini(struct radeon_device *rdev);
1399 extern void r600_hdmi_init(struct drm_encoder *encoder);
1400 extern void r600_hdmi_enable(struct drm_encoder *encoder);
1401 extern void r600_hdmi_disable(struct drm_encoder *encoder);
1402 extern void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode);
1403 extern int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder);
1404 extern void r600_hdmi_update_audio_settings(struct drm_encoder *encoder);
1405
1406 extern void r700_cp_stop(struct radeon_device *rdev);
1407 extern void r700_cp_fini(struct radeon_device *rdev);
1408 extern void evergreen_disable_interrupt_state(struct radeon_device *rdev);
1409 extern int evergreen_irq_set(struct radeon_device *rdev);
1410
1411 /* evergreen */
1412 struct evergreen_mc_save {
1413 u32 vga_control[6];
1414 u32 vga_render_control;
1415 u32 vga_hdp_control;
1416 u32 crtc_control[6];
1417 };
1418
1419 #include "radeon_object.h"
1420
1421 #endif
Ubuntu Artful kernel mirror