2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
24 * Authors: Dave Airlie
28 #include <linux/firmware.h>
29 #include <linux/platform_device.h>
30 #include <linux/slab.h>
33 #include "radeon_asic.h"
34 #include "radeon_drm.h"
39 #define R700_PFP_UCODE_SIZE 848
40 #define R700_PM4_UCODE_SIZE 1360
42 static void rv770_gpu_init(struct radeon_device
*rdev
);
43 void rv770_fini(struct radeon_device
*rdev
);
45 void rv770_pm_misc(struct radeon_device
*rdev
)
47 int requested_index
= rdev
->pm
.requested_power_state_index
;
48 struct radeon_power_state
*ps
= &rdev
->pm
.power_state
[requested_index
];
49 struct radeon_voltage
*voltage
= &ps
->clock_info
[0].voltage
;
51 if ((voltage
->type
== VOLTAGE_SW
) && voltage
->voltage
)
52 radeon_atom_set_voltage(rdev
, voltage
->voltage
);
58 int rv770_pcie_gart_enable(struct radeon_device
*rdev
)
63 if (rdev
->gart
.table
.vram
.robj
== NULL
) {
64 dev_err(rdev
->dev
, "No VRAM object for PCIE GART.\n");
67 r
= radeon_gart_table_vram_pin(rdev
);
70 radeon_gart_restore(rdev
);
72 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
73 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
74 EFFECTIVE_L2_QUEUE_SIZE(7));
75 WREG32(VM_L2_CNTL2
, 0);
76 WREG32(VM_L2_CNTL3
, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
77 /* Setup TLB control */
78 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
79 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
80 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU
|
81 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
82 WREG32(MC_VM_MD_L1_TLB0_CNTL
, tmp
);
83 WREG32(MC_VM_MD_L1_TLB1_CNTL
, tmp
);
84 WREG32(MC_VM_MD_L1_TLB2_CNTL
, tmp
);
85 WREG32(MC_VM_MB_L1_TLB0_CNTL
, tmp
);
86 WREG32(MC_VM_MB_L1_TLB1_CNTL
, tmp
);
87 WREG32(MC_VM_MB_L1_TLB2_CNTL
, tmp
);
88 WREG32(MC_VM_MB_L1_TLB3_CNTL
, tmp
);
89 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR
, rdev
->mc
.gtt_start
>> 12);
90 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR
, rdev
->mc
.gtt_end
>> 12);
91 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR
, rdev
->gart
.table_addr
>> 12);
92 WREG32(VM_CONTEXT0_CNTL
, ENABLE_CONTEXT
| PAGE_TABLE_DEPTH(0) |
93 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT
);
94 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR
,
95 (u32
)(rdev
->dummy_page
.addr
>> 12));
96 for (i
= 1; i
< 7; i
++)
97 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
99 r600_pcie_gart_tlb_flush(rdev
);
100 rdev
->gart
.ready
= true;
104 void rv770_pcie_gart_disable(struct radeon_device
*rdev
)
109 /* Disable all tables */
110 for (i
= 0; i
< 7; i
++)
111 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
114 WREG32(VM_L2_CNTL
, ENABLE_L2_FRAGMENT_PROCESSING
|
115 EFFECTIVE_L2_QUEUE_SIZE(7));
116 WREG32(VM_L2_CNTL2
, 0);
117 WREG32(VM_L2_CNTL3
, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
118 /* Setup TLB control */
119 tmp
= EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
120 WREG32(MC_VM_MD_L1_TLB0_CNTL
, tmp
);
121 WREG32(MC_VM_MD_L1_TLB1_CNTL
, tmp
);
122 WREG32(MC_VM_MD_L1_TLB2_CNTL
, tmp
);
123 WREG32(MC_VM_MB_L1_TLB0_CNTL
, tmp
);
124 WREG32(MC_VM_MB_L1_TLB1_CNTL
, tmp
);
125 WREG32(MC_VM_MB_L1_TLB2_CNTL
, tmp
);
126 WREG32(MC_VM_MB_L1_TLB3_CNTL
, tmp
);
127 if (rdev
->gart
.table
.vram
.robj
) {
128 r
= radeon_bo_reserve(rdev
->gart
.table
.vram
.robj
, false);
129 if (likely(r
== 0)) {
130 radeon_bo_kunmap(rdev
->gart
.table
.vram
.robj
);
131 radeon_bo_unpin(rdev
->gart
.table
.vram
.robj
);
132 radeon_bo_unreserve(rdev
->gart
.table
.vram
.robj
);
137 void rv770_pcie_gart_fini(struct radeon_device
*rdev
)
139 radeon_gart_fini(rdev
);
140 rv770_pcie_gart_disable(rdev
);
141 radeon_gart_table_vram_free(rdev
);
145 void rv770_agp_enable(struct radeon_device
*rdev
)
151 WREG32(VM_L2_CNTL
, ENABLE_L2_CACHE
| ENABLE_L2_FRAGMENT_PROCESSING
|
152 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE
|
153 EFFECTIVE_L2_QUEUE_SIZE(7));
154 WREG32(VM_L2_CNTL2
, 0);
155 WREG32(VM_L2_CNTL3
, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
156 /* Setup TLB control */
157 tmp
= ENABLE_L1_TLB
| ENABLE_L1_FRAGMENT_PROCESSING
|
158 SYSTEM_ACCESS_MODE_NOT_IN_SYS
|
159 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU
|
160 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
161 WREG32(MC_VM_MD_L1_TLB0_CNTL
, tmp
);
162 WREG32(MC_VM_MD_L1_TLB1_CNTL
, tmp
);
163 WREG32(MC_VM_MD_L1_TLB2_CNTL
, tmp
);
164 WREG32(MC_VM_MB_L1_TLB0_CNTL
, tmp
);
165 WREG32(MC_VM_MB_L1_TLB1_CNTL
, tmp
);
166 WREG32(MC_VM_MB_L1_TLB2_CNTL
, tmp
);
167 WREG32(MC_VM_MB_L1_TLB3_CNTL
, tmp
);
168 for (i
= 0; i
< 7; i
++)
169 WREG32(VM_CONTEXT0_CNTL
+ (i
* 4), 0);
172 static void rv770_mc_program(struct radeon_device
*rdev
)
174 struct rv515_mc_save save
;
179 for (i
= 0, j
= 0; i
< 32; i
++, j
+= 0x18) {
180 WREG32((0x2c14 + j
), 0x00000000);
181 WREG32((0x2c18 + j
), 0x00000000);
182 WREG32((0x2c1c + j
), 0x00000000);
183 WREG32((0x2c20 + j
), 0x00000000);
184 WREG32((0x2c24 + j
), 0x00000000);
186 WREG32(HDP_REG_COHERENCY_FLUSH_CNTL
, 0);
188 rv515_mc_stop(rdev
, &save
);
189 if (r600_mc_wait_for_idle(rdev
)) {
190 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
192 /* Lockout access through VGA aperture*/
193 WREG32(VGA_HDP_CONTROL
, VGA_MEMORY_DISABLE
);
194 /* Update configuration */
195 if (rdev
->flags
& RADEON_IS_AGP
) {
196 if (rdev
->mc
.vram_start
< rdev
->mc
.gtt_start
) {
197 /* VRAM before AGP */
198 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
199 rdev
->mc
.vram_start
>> 12);
200 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
201 rdev
->mc
.gtt_end
>> 12);
204 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
205 rdev
->mc
.gtt_start
>> 12);
206 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
207 rdev
->mc
.vram_end
>> 12);
210 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR
,
211 rdev
->mc
.vram_start
>> 12);
212 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR
,
213 rdev
->mc
.vram_end
>> 12);
215 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR
, 0);
216 tmp
= ((rdev
->mc
.vram_end
>> 24) & 0xFFFF) << 16;
217 tmp
|= ((rdev
->mc
.vram_start
>> 24) & 0xFFFF);
218 WREG32(MC_VM_FB_LOCATION
, tmp
);
219 WREG32(HDP_NONSURFACE_BASE
, (rdev
->mc
.vram_start
>> 8));
220 WREG32(HDP_NONSURFACE_INFO
, (2 << 7));
221 WREG32(HDP_NONSURFACE_SIZE
, (rdev
->mc
.mc_vram_size
- 1) | 0x3FF);
222 if (rdev
->flags
& RADEON_IS_AGP
) {
223 WREG32(MC_VM_AGP_TOP
, rdev
->mc
.gtt_end
>> 16);
224 WREG32(MC_VM_AGP_BOT
, rdev
->mc
.gtt_start
>> 16);
225 WREG32(MC_VM_AGP_BASE
, rdev
->mc
.agp_base
>> 22);
227 WREG32(MC_VM_AGP_BASE
, 0);
228 WREG32(MC_VM_AGP_TOP
, 0x0FFFFFFF);
229 WREG32(MC_VM_AGP_BOT
, 0x0FFFFFFF);
231 if (r600_mc_wait_for_idle(rdev
)) {
232 dev_warn(rdev
->dev
, "Wait for MC idle timedout !\n");
234 rv515_mc_resume(rdev
, &save
);
235 /* we need to own VRAM, so turn off the VGA renderer here
236 * to stop it overwriting our objects */
237 rv515_vga_render_disable(rdev
);
244 void r700_cp_stop(struct radeon_device
*rdev
)
246 WREG32(CP_ME_CNTL
, (CP_ME_HALT
| CP_PFP_HALT
));
249 static int rv770_cp_load_microcode(struct radeon_device
*rdev
)
251 const __be32
*fw_data
;
254 if (!rdev
->me_fw
|| !rdev
->pfp_fw
)
258 WREG32(CP_RB_CNTL
, RB_NO_UPDATE
| (15 << 8) | (3 << 0));
261 WREG32(GRBM_SOFT_RESET
, SOFT_RESET_CP
);
262 RREG32(GRBM_SOFT_RESET
);
264 WREG32(GRBM_SOFT_RESET
, 0);
266 fw_data
= (const __be32
*)rdev
->pfp_fw
->data
;
267 WREG32(CP_PFP_UCODE_ADDR
, 0);
268 for (i
= 0; i
< R700_PFP_UCODE_SIZE
; i
++)
269 WREG32(CP_PFP_UCODE_DATA
, be32_to_cpup(fw_data
++));
270 WREG32(CP_PFP_UCODE_ADDR
, 0);
272 fw_data
= (const __be32
*)rdev
->me_fw
->data
;
273 WREG32(CP_ME_RAM_WADDR
, 0);
274 for (i
= 0; i
< R700_PM4_UCODE_SIZE
; i
++)
275 WREG32(CP_ME_RAM_DATA
, be32_to_cpup(fw_data
++));
277 WREG32(CP_PFP_UCODE_ADDR
, 0);
278 WREG32(CP_ME_RAM_WADDR
, 0);
279 WREG32(CP_ME_RAM_RADDR
, 0);
283 void r700_cp_fini(struct radeon_device
*rdev
)
286 radeon_ring_fini(rdev
);
292 static u32
r700_get_tile_pipe_to_backend_map(struct radeon_device
*rdev
,
295 u32 backend_disable_mask
)
298 u32 enabled_backends_mask
;
299 u32 enabled_backends_count
;
301 u32 swizzle_pipe
[R7XX_MAX_PIPES
];
304 bool force_no_swizzle
;
306 if (num_tile_pipes
> R7XX_MAX_PIPES
)
307 num_tile_pipes
= R7XX_MAX_PIPES
;
308 if (num_tile_pipes
< 1)
310 if (num_backends
> R7XX_MAX_BACKENDS
)
311 num_backends
= R7XX_MAX_BACKENDS
;
312 if (num_backends
< 1)
315 enabled_backends_mask
= 0;
316 enabled_backends_count
= 0;
317 for (i
= 0; i
< R7XX_MAX_BACKENDS
; ++i
) {
318 if (((backend_disable_mask
>> i
) & 1) == 0) {
319 enabled_backends_mask
|= (1 << i
);
320 ++enabled_backends_count
;
322 if (enabled_backends_count
== num_backends
)
326 if (enabled_backends_count
== 0) {
327 enabled_backends_mask
= 1;
328 enabled_backends_count
= 1;
331 if (enabled_backends_count
!= num_backends
)
332 num_backends
= enabled_backends_count
;
334 switch (rdev
->family
) {
337 force_no_swizzle
= false;
342 force_no_swizzle
= true;
346 memset((uint8_t *)&swizzle_pipe
[0], 0, sizeof(u32
) * R7XX_MAX_PIPES
);
347 switch (num_tile_pipes
) {
356 if (force_no_swizzle
) {
367 if (force_no_swizzle
) {
380 if (force_no_swizzle
) {
395 if (force_no_swizzle
) {
412 if (force_no_swizzle
) {
431 if (force_no_swizzle
) {
454 for (cur_pipe
= 0; cur_pipe
< num_tile_pipes
; ++cur_pipe
) {
455 while (((1 << cur_backend
) & enabled_backends_mask
) == 0)
456 cur_backend
= (cur_backend
+ 1) % R7XX_MAX_BACKENDS
;
458 backend_map
|= (u32
)(((cur_backend
& 3) << (swizzle_pipe
[cur_pipe
] * 2)));
460 cur_backend
= (cur_backend
+ 1) % R7XX_MAX_BACKENDS
;
466 static void rv770_gpu_init(struct radeon_device
*rdev
)
468 int i
, j
, num_qd_pipes
;
473 u32 num_gs_verts_per_thread
;
475 u32 gs_prim_buffer_depth
= 0;
476 u32 sq_ms_fifo_sizes
;
478 u32 sq_thread_resource_mgmt
;
479 u32 hdp_host_path_cntl
;
480 u32 sq_dyn_gpr_size_simd_ab_0
;
482 u32 gb_tiling_config
= 0;
483 u32 cc_rb_backend_disable
= 0;
484 u32 cc_gc_shader_pipe_config
= 0;
488 /* setup chip specs */
489 switch (rdev
->family
) {
491 rdev
->config
.rv770
.max_pipes
= 4;
492 rdev
->config
.rv770
.max_tile_pipes
= 8;
493 rdev
->config
.rv770
.max_simds
= 10;
494 rdev
->config
.rv770
.max_backends
= 4;
495 rdev
->config
.rv770
.max_gprs
= 256;
496 rdev
->config
.rv770
.max_threads
= 248;
497 rdev
->config
.rv770
.max_stack_entries
= 512;
498 rdev
->config
.rv770
.max_hw_contexts
= 8;
499 rdev
->config
.rv770
.max_gs_threads
= 16 * 2;
500 rdev
->config
.rv770
.sx_max_export_size
= 128;
501 rdev
->config
.rv770
.sx_max_export_pos_size
= 16;
502 rdev
->config
.rv770
.sx_max_export_smx_size
= 112;
503 rdev
->config
.rv770
.sq_num_cf_insts
= 2;
505 rdev
->config
.rv770
.sx_num_of_sets
= 7;
506 rdev
->config
.rv770
.sc_prim_fifo_size
= 0xF9;
507 rdev
->config
.rv770
.sc_hiz_tile_fifo_size
= 0x30;
508 rdev
->config
.rv770
.sc_earlyz_tile_fifo_fize
= 0x130;
511 rdev
->config
.rv770
.max_pipes
= 2;
512 rdev
->config
.rv770
.max_tile_pipes
= 4;
513 rdev
->config
.rv770
.max_simds
= 8;
514 rdev
->config
.rv770
.max_backends
= 2;
515 rdev
->config
.rv770
.max_gprs
= 128;
516 rdev
->config
.rv770
.max_threads
= 248;
517 rdev
->config
.rv770
.max_stack_entries
= 256;
518 rdev
->config
.rv770
.max_hw_contexts
= 8;
519 rdev
->config
.rv770
.max_gs_threads
= 16 * 2;
520 rdev
->config
.rv770
.sx_max_export_size
= 256;
521 rdev
->config
.rv770
.sx_max_export_pos_size
= 32;
522 rdev
->config
.rv770
.sx_max_export_smx_size
= 224;
523 rdev
->config
.rv770
.sq_num_cf_insts
= 2;
525 rdev
->config
.rv770
.sx_num_of_sets
= 7;
526 rdev
->config
.rv770
.sc_prim_fifo_size
= 0xf9;
527 rdev
->config
.rv770
.sc_hiz_tile_fifo_size
= 0x30;
528 rdev
->config
.rv770
.sc_earlyz_tile_fifo_fize
= 0x130;
529 if (rdev
->config
.rv770
.sx_max_export_pos_size
> 16) {
530 rdev
->config
.rv770
.sx_max_export_pos_size
-= 16;
531 rdev
->config
.rv770
.sx_max_export_smx_size
+= 16;
535 rdev
->config
.rv770
.max_pipes
= 2;
536 rdev
->config
.rv770
.max_tile_pipes
= 2;
537 rdev
->config
.rv770
.max_simds
= 2;
538 rdev
->config
.rv770
.max_backends
= 1;
539 rdev
->config
.rv770
.max_gprs
= 256;
540 rdev
->config
.rv770
.max_threads
= 192;
541 rdev
->config
.rv770
.max_stack_entries
= 256;
542 rdev
->config
.rv770
.max_hw_contexts
= 4;
543 rdev
->config
.rv770
.max_gs_threads
= 8 * 2;
544 rdev
->config
.rv770
.sx_max_export_size
= 128;
545 rdev
->config
.rv770
.sx_max_export_pos_size
= 16;
546 rdev
->config
.rv770
.sx_max_export_smx_size
= 112;
547 rdev
->config
.rv770
.sq_num_cf_insts
= 1;
549 rdev
->config
.rv770
.sx_num_of_sets
= 7;
550 rdev
->config
.rv770
.sc_prim_fifo_size
= 0x40;
551 rdev
->config
.rv770
.sc_hiz_tile_fifo_size
= 0x30;
552 rdev
->config
.rv770
.sc_earlyz_tile_fifo_fize
= 0x130;
555 rdev
->config
.rv770
.max_pipes
= 4;
556 rdev
->config
.rv770
.max_tile_pipes
= 4;
557 rdev
->config
.rv770
.max_simds
= 8;
558 rdev
->config
.rv770
.max_backends
= 4;
559 rdev
->config
.rv770
.max_gprs
= 256;
560 rdev
->config
.rv770
.max_threads
= 248;
561 rdev
->config
.rv770
.max_stack_entries
= 512;
562 rdev
->config
.rv770
.max_hw_contexts
= 8;
563 rdev
->config
.rv770
.max_gs_threads
= 16 * 2;
564 rdev
->config
.rv770
.sx_max_export_size
= 256;
565 rdev
->config
.rv770
.sx_max_export_pos_size
= 32;
566 rdev
->config
.rv770
.sx_max_export_smx_size
= 224;
567 rdev
->config
.rv770
.sq_num_cf_insts
= 2;
569 rdev
->config
.rv770
.sx_num_of_sets
= 7;
570 rdev
->config
.rv770
.sc_prim_fifo_size
= 0x100;
571 rdev
->config
.rv770
.sc_hiz_tile_fifo_size
= 0x30;
572 rdev
->config
.rv770
.sc_earlyz_tile_fifo_fize
= 0x130;
574 if (rdev
->config
.rv770
.sx_max_export_pos_size
> 16) {
575 rdev
->config
.rv770
.sx_max_export_pos_size
-= 16;
576 rdev
->config
.rv770
.sx_max_export_smx_size
+= 16;
585 for (i
= 0; i
< 32; i
++) {
586 WREG32((0x2c14 + j
), 0x00000000);
587 WREG32((0x2c18 + j
), 0x00000000);
588 WREG32((0x2c1c + j
), 0x00000000);
589 WREG32((0x2c20 + j
), 0x00000000);
590 WREG32((0x2c24 + j
), 0x00000000);
594 WREG32(GRBM_CNTL
, GRBM_READ_TIMEOUT(0xff));
596 /* setup tiling, simd, pipe config */
597 mc_arb_ramcfg
= RREG32(MC_ARB_RAMCFG
);
599 switch (rdev
->config
.rv770
.max_tile_pipes
) {
602 gb_tiling_config
|= PIPE_TILING(0);
605 gb_tiling_config
|= PIPE_TILING(1);
608 gb_tiling_config
|= PIPE_TILING(2);
611 gb_tiling_config
|= PIPE_TILING(3);
614 rdev
->config
.rv770
.tiling_npipes
= rdev
->config
.rv770
.max_tile_pipes
;
616 if (rdev
->family
== CHIP_RV770
)
617 gb_tiling_config
|= BANK_TILING(1);
619 gb_tiling_config
|= BANK_TILING((mc_arb_ramcfg
& NOOFBANK_MASK
) >> NOOFBANK_SHIFT
);
620 rdev
->config
.rv770
.tiling_nbanks
= 4 << ((gb_tiling_config
>> 4) & 0x3);
622 gb_tiling_config
|= GROUP_SIZE(0);
623 rdev
->config
.rv770
.tiling_group_size
= 256;
625 if (((mc_arb_ramcfg
& NOOFROWS_MASK
) >> NOOFROWS_SHIFT
) > 3) {
626 gb_tiling_config
|= ROW_TILING(3);
627 gb_tiling_config
|= SAMPLE_SPLIT(3);
630 ROW_TILING(((mc_arb_ramcfg
& NOOFROWS_MASK
) >> NOOFROWS_SHIFT
));
632 SAMPLE_SPLIT(((mc_arb_ramcfg
& NOOFROWS_MASK
) >> NOOFROWS_SHIFT
));
635 gb_tiling_config
|= BANK_SWAPS(1);
637 cc_rb_backend_disable
= RREG32(CC_RB_BACKEND_DISABLE
) & 0x00ff0000;
638 cc_rb_backend_disable
|=
639 BACKEND_DISABLE((R7XX_MAX_BACKENDS_MASK
<< rdev
->config
.rv770
.max_backends
) & R7XX_MAX_BACKENDS_MASK
);
641 cc_gc_shader_pipe_config
= RREG32(CC_GC_SHADER_PIPE_CONFIG
) & 0xffffff00;
642 cc_gc_shader_pipe_config
|=
643 INACTIVE_QD_PIPES((R7XX_MAX_PIPES_MASK
<< rdev
->config
.rv770
.max_pipes
) & R7XX_MAX_PIPES_MASK
);
644 cc_gc_shader_pipe_config
|=
645 INACTIVE_SIMDS((R7XX_MAX_SIMDS_MASK
<< rdev
->config
.rv770
.max_simds
) & R7XX_MAX_SIMDS_MASK
);
647 if (rdev
->family
== CHIP_RV740
)
650 backend_map
= r700_get_tile_pipe_to_backend_map(rdev
,
651 rdev
->config
.rv770
.max_tile_pipes
,
653 r600_count_pipe_bits((cc_rb_backend_disable
&
654 R7XX_MAX_BACKENDS_MASK
) >> 16)),
655 (cc_rb_backend_disable
>> 16));
656 gb_tiling_config
|= BACKEND_MAP(backend_map
);
659 WREG32(GB_TILING_CONFIG
, gb_tiling_config
);
660 WREG32(DCP_TILING_CONFIG
, (gb_tiling_config
& 0xffff));
661 WREG32(HDP_TILING_CONFIG
, (gb_tiling_config
& 0xffff));
663 WREG32(CC_RB_BACKEND_DISABLE
, cc_rb_backend_disable
);
664 WREG32(CC_GC_SHADER_PIPE_CONFIG
, cc_gc_shader_pipe_config
);
665 WREG32(GC_USER_SHADER_PIPE_CONFIG
, cc_gc_shader_pipe_config
);
666 WREG32(CC_SYS_RB_BACKEND_DISABLE
, cc_rb_backend_disable
);
668 WREG32(CGTS_SYS_TCC_DISABLE
, 0);
669 WREG32(CGTS_TCC_DISABLE
, 0);
670 WREG32(CGTS_USER_SYS_TCC_DISABLE
, 0);
671 WREG32(CGTS_USER_TCC_DISABLE
, 0);
674 R7XX_MAX_PIPES
- r600_count_pipe_bits((cc_gc_shader_pipe_config
& INACTIVE_QD_PIPES_MASK
) >> 8);
675 WREG32(VGT_OUT_DEALLOC_CNTL
, (num_qd_pipes
* 4) & DEALLOC_DIST_MASK
);
676 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL
, ((num_qd_pipes
* 4) - 2) & VTX_REUSE_DEPTH_MASK
);
678 /* set HW defaults for 3D engine */
679 WREG32(CP_QUEUE_THRESHOLDS
, (ROQ_IB1_START(0x16) |
680 ROQ_IB2_START(0x2b)));
682 WREG32(CP_MEQ_THRESHOLDS
, STQ_SPLIT(0x30));
684 ta_aux_cntl
= RREG32(TA_CNTL_AUX
);
685 WREG32(TA_CNTL_AUX
, ta_aux_cntl
| DISABLE_CUBE_ANISO
);
687 sx_debug_1
= RREG32(SX_DEBUG_1
);
688 sx_debug_1
|= ENABLE_NEW_SMX_ADDRESS
;
689 WREG32(SX_DEBUG_1
, sx_debug_1
);
691 smx_dc_ctl0
= RREG32(SMX_DC_CTL0
);
692 smx_dc_ctl0
&= ~CACHE_DEPTH(0x1ff);
693 smx_dc_ctl0
|= CACHE_DEPTH((rdev
->config
.rv770
.sx_num_of_sets
* 64) - 1);
694 WREG32(SMX_DC_CTL0
, smx_dc_ctl0
);
696 if (rdev
->family
!= CHIP_RV740
)
697 WREG32(SMX_EVENT_CTL
, (ES_FLUSH_CTL(4) |
702 db_debug3
= RREG32(DB_DEBUG3
);
703 db_debug3
&= ~DB_CLK_OFF_DELAY(0x1f);
704 switch (rdev
->family
) {
707 db_debug3
|= DB_CLK_OFF_DELAY(0x1f);
712 db_debug3
|= DB_CLK_OFF_DELAY(2);
715 WREG32(DB_DEBUG3
, db_debug3
);
717 if (rdev
->family
!= CHIP_RV770
) {
718 db_debug4
= RREG32(DB_DEBUG4
);
719 db_debug4
|= DISABLE_TILE_COVERED_FOR_PS_ITER
;
720 WREG32(DB_DEBUG4
, db_debug4
);
723 WREG32(SX_EXPORT_BUFFER_SIZES
, (COLOR_BUFFER_SIZE((rdev
->config
.rv770
.sx_max_export_size
/ 4) - 1) |
724 POSITION_BUFFER_SIZE((rdev
->config
.rv770
.sx_max_export_pos_size
/ 4) - 1) |
725 SMX_BUFFER_SIZE((rdev
->config
.rv770
.sx_max_export_smx_size
/ 4) - 1)));
727 WREG32(PA_SC_FIFO_SIZE
, (SC_PRIM_FIFO_SIZE(rdev
->config
.rv770
.sc_prim_fifo_size
) |
728 SC_HIZ_TILE_FIFO_SIZE(rdev
->config
.rv770
.sc_hiz_tile_fifo_size
) |
729 SC_EARLYZ_TILE_FIFO_SIZE(rdev
->config
.rv770
.sc_earlyz_tile_fifo_fize
)));
731 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
733 WREG32(VGT_NUM_INSTANCES
, 1);
735 WREG32(SPI_CONFIG_CNTL
, GPR_WRITE_PRIORITY(0));
737 WREG32(SPI_CONFIG_CNTL_1
, VTX_DONE_DELAY(4));
739 WREG32(CP_PERFMON_CNTL
, 0);
741 sq_ms_fifo_sizes
= (CACHE_FIFO_SIZE(16 * rdev
->config
.rv770
.sq_num_cf_insts
) |
742 DONE_FIFO_HIWATER(0xe0) |
743 ALU_UPDATE_FIFO_HIWATER(0x8));
744 switch (rdev
->family
) {
748 sq_ms_fifo_sizes
|= FETCH_FIFO_HIWATER(0x1);
752 sq_ms_fifo_sizes
|= FETCH_FIFO_HIWATER(0x4);
755 WREG32(SQ_MS_FIFO_SIZES
, sq_ms_fifo_sizes
);
757 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
758 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
760 sq_config
= RREG32(SQ_CONFIG
);
761 sq_config
&= ~(PS_PRIO(3) |
765 sq_config
|= (DX9_CONSTS
|
772 if (rdev
->family
== CHIP_RV710
)
773 /* no vertex cache */
774 sq_config
&= ~VC_ENABLE
;
776 WREG32(SQ_CONFIG
, sq_config
);
778 WREG32(SQ_GPR_RESOURCE_MGMT_1
, (NUM_PS_GPRS((rdev
->config
.rv770
.max_gprs
* 24)/64) |
779 NUM_VS_GPRS((rdev
->config
.rv770
.max_gprs
* 24)/64) |
780 NUM_CLAUSE_TEMP_GPRS(((rdev
->config
.rv770
.max_gprs
* 24)/64)/2)));
782 WREG32(SQ_GPR_RESOURCE_MGMT_2
, (NUM_GS_GPRS((rdev
->config
.rv770
.max_gprs
* 7)/64) |
783 NUM_ES_GPRS((rdev
->config
.rv770
.max_gprs
* 7)/64)));
785 sq_thread_resource_mgmt
= (NUM_PS_THREADS((rdev
->config
.rv770
.max_threads
* 4)/8) |
786 NUM_VS_THREADS((rdev
->config
.rv770
.max_threads
* 2)/8) |
787 NUM_ES_THREADS((rdev
->config
.rv770
.max_threads
* 1)/8));
788 if (((rdev
->config
.rv770
.max_threads
* 1) / 8) > rdev
->config
.rv770
.max_gs_threads
)
789 sq_thread_resource_mgmt
|= NUM_GS_THREADS(rdev
->config
.rv770
.max_gs_threads
);
791 sq_thread_resource_mgmt
|= NUM_GS_THREADS((rdev
->config
.rv770
.max_gs_threads
* 1)/8);
792 WREG32(SQ_THREAD_RESOURCE_MGMT
, sq_thread_resource_mgmt
);
794 WREG32(SQ_STACK_RESOURCE_MGMT_1
, (NUM_PS_STACK_ENTRIES((rdev
->config
.rv770
.max_stack_entries
* 1)/4) |
795 NUM_VS_STACK_ENTRIES((rdev
->config
.rv770
.max_stack_entries
* 1)/4)));
797 WREG32(SQ_STACK_RESOURCE_MGMT_2
, (NUM_GS_STACK_ENTRIES((rdev
->config
.rv770
.max_stack_entries
* 1)/4) |
798 NUM_ES_STACK_ENTRIES((rdev
->config
.rv770
.max_stack_entries
* 1)/4)));
800 sq_dyn_gpr_size_simd_ab_0
= (SIMDA_RING0((rdev
->config
.rv770
.max_gprs
* 38)/64) |
801 SIMDA_RING1((rdev
->config
.rv770
.max_gprs
* 38)/64) |
802 SIMDB_RING0((rdev
->config
.rv770
.max_gprs
* 38)/64) |
803 SIMDB_RING1((rdev
->config
.rv770
.max_gprs
* 38)/64));
805 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_0
, sq_dyn_gpr_size_simd_ab_0
);
806 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_1
, sq_dyn_gpr_size_simd_ab_0
);
807 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_2
, sq_dyn_gpr_size_simd_ab_0
);
808 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_3
, sq_dyn_gpr_size_simd_ab_0
);
809 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_4
, sq_dyn_gpr_size_simd_ab_0
);
810 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_5
, sq_dyn_gpr_size_simd_ab_0
);
811 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_6
, sq_dyn_gpr_size_simd_ab_0
);
812 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_7
, sq_dyn_gpr_size_simd_ab_0
);
814 WREG32(PA_SC_FORCE_EOV_MAX_CNTS
, (FORCE_EOV_MAX_CLK_CNT(4095) |
815 FORCE_EOV_MAX_REZ_CNT(255)));
817 if (rdev
->family
== CHIP_RV710
)
818 WREG32(VGT_CACHE_INVALIDATION
, (CACHE_INVALIDATION(TC_ONLY
) |
819 AUTO_INVLD_EN(ES_AND_GS_AUTO
)));
821 WREG32(VGT_CACHE_INVALIDATION
, (CACHE_INVALIDATION(VC_AND_TC
) |
822 AUTO_INVLD_EN(ES_AND_GS_AUTO
)));
824 switch (rdev
->family
) {
828 gs_prim_buffer_depth
= 384;
831 gs_prim_buffer_depth
= 128;
837 num_gs_verts_per_thread
= rdev
->config
.rv770
.max_pipes
* 16;
838 vgt_gs_per_es
= gs_prim_buffer_depth
+ num_gs_verts_per_thread
;
839 /* Max value for this is 256 */
840 if (vgt_gs_per_es
> 256)
843 WREG32(VGT_ES_PER_GS
, 128);
844 WREG32(VGT_GS_PER_ES
, vgt_gs_per_es
);
845 WREG32(VGT_GS_PER_VS
, 2);
847 /* more default values. 2D/3D driver should adjust as needed */
848 WREG32(VGT_GS_VERTEX_REUSE
, 16);
849 WREG32(PA_SC_LINE_STIPPLE_STATE
, 0);
850 WREG32(VGT_STRMOUT_EN
, 0);
852 WREG32(PA_SC_MODE_CNTL
, 0);
853 WREG32(PA_SC_EDGERULE
, 0xaaaaaaaa);
854 WREG32(PA_SC_AA_CONFIG
, 0);
855 WREG32(PA_SC_CLIPRECT_RULE
, 0xffff);
856 WREG32(PA_SC_LINE_STIPPLE
, 0);
857 WREG32(SPI_INPUT_Z
, 0);
858 WREG32(SPI_PS_IN_CONTROL_0
, NUM_INTERP(2));
859 WREG32(CB_COLOR7_FRAG
, 0);
861 /* clear render buffer base addresses */
862 WREG32(CB_COLOR0_BASE
, 0);
863 WREG32(CB_COLOR1_BASE
, 0);
864 WREG32(CB_COLOR2_BASE
, 0);
865 WREG32(CB_COLOR3_BASE
, 0);
866 WREG32(CB_COLOR4_BASE
, 0);
867 WREG32(CB_COLOR5_BASE
, 0);
868 WREG32(CB_COLOR6_BASE
, 0);
869 WREG32(CB_COLOR7_BASE
, 0);
873 hdp_host_path_cntl
= RREG32(HDP_HOST_PATH_CNTL
);
874 WREG32(HDP_HOST_PATH_CNTL
, hdp_host_path_cntl
);
876 WREG32(PA_SC_MULTI_CHIP_CNTL
, 0);
878 WREG32(PA_CL_ENHANCE
, (CLIP_VTX_REORDER_ENA
|
883 int rv770_mc_init(struct radeon_device
*rdev
)
886 int chansize
, numchan
;
888 /* Get VRAM informations */
889 rdev
->mc
.vram_is_ddr
= true;
890 tmp
= RREG32(MC_ARB_RAMCFG
);
891 if (tmp
& CHANSIZE_OVERRIDE
) {
893 } else if (tmp
& CHANSIZE_MASK
) {
898 tmp
= RREG32(MC_SHARED_CHMAP
);
899 switch ((tmp
& NOOFCHAN_MASK
) >> NOOFCHAN_SHIFT
) {
914 rdev
->mc
.vram_width
= numchan
* chansize
;
915 /* Could aper size report 0 ? */
916 rdev
->mc
.aper_base
= drm_get_resource_start(rdev
->ddev
, 0);
917 rdev
->mc
.aper_size
= drm_get_resource_len(rdev
->ddev
, 0);
918 /* Setup GPU memory space */
919 rdev
->mc
.mc_vram_size
= RREG32(CONFIG_MEMSIZE
);
920 rdev
->mc
.real_vram_size
= RREG32(CONFIG_MEMSIZE
);
921 rdev
->mc
.visible_vram_size
= rdev
->mc
.aper_size
;
922 r600_vram_gtt_location(rdev
, &rdev
->mc
);
923 radeon_update_bandwidth_info(rdev
);
928 static int rv770_startup(struct radeon_device
*rdev
)
932 if (!rdev
->me_fw
|| !rdev
->pfp_fw
|| !rdev
->rlc_fw
) {
933 r
= r600_init_microcode(rdev
);
935 DRM_ERROR("Failed to load firmware!\n");
940 rv770_mc_program(rdev
);
941 if (rdev
->flags
& RADEON_IS_AGP
) {
942 rv770_agp_enable(rdev
);
944 r
= rv770_pcie_gart_enable(rdev
);
948 rv770_gpu_init(rdev
);
949 r
= r600_blit_init(rdev
);
951 r600_blit_fini(rdev
);
952 rdev
->asic
->copy
= NULL
;
953 dev_warn(rdev
->dev
, "failed blitter (%d) falling back to memcpy\n", r
);
955 /* pin copy shader into vram */
956 if (rdev
->r600_blit
.shader_obj
) {
957 r
= radeon_bo_reserve(rdev
->r600_blit
.shader_obj
, false);
958 if (unlikely(r
!= 0))
960 r
= radeon_bo_pin(rdev
->r600_blit
.shader_obj
, RADEON_GEM_DOMAIN_VRAM
,
961 &rdev
->r600_blit
.shader_gpu_addr
);
962 radeon_bo_unreserve(rdev
->r600_blit
.shader_obj
);
964 DRM_ERROR("failed to pin blit object %d\n", r
);
969 r
= r600_irq_init(rdev
);
971 DRM_ERROR("radeon: IH init failed (%d).\n", r
);
972 radeon_irq_kms_fini(rdev
);
977 r
= radeon_ring_init(rdev
, rdev
->cp
.ring_size
);
980 r
= rv770_cp_load_microcode(rdev
);
983 r
= r600_cp_resume(rdev
);
986 /* write back buffer are not vital so don't worry about failure */
987 r600_wb_enable(rdev
);
991 int rv770_resume(struct radeon_device
*rdev
)
995 /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
996 * posting will perform necessary task to bring back GPU into good
1000 atom_asic_init(rdev
->mode_info
.atom_context
);
1001 /* Initialize clocks */
1002 r
= radeon_clocks_init(rdev
);
1007 r
= rv770_startup(rdev
);
1009 DRM_ERROR("r600 startup failed on resume\n");
1013 r
= r600_ib_test(rdev
);
1015 DRM_ERROR("radeon: failled testing IB (%d).\n", r
);
1019 r
= r600_audio_init(rdev
);
1021 dev_err(rdev
->dev
, "radeon: audio init failed\n");
1029 int rv770_suspend(struct radeon_device
*rdev
)
1033 r600_audio_fini(rdev
);
1034 /* FIXME: we should wait for ring to be empty */
1036 rdev
->cp
.ready
= false;
1037 r600_irq_suspend(rdev
);
1038 r600_wb_disable(rdev
);
1039 rv770_pcie_gart_disable(rdev
);
1040 /* unpin shaders bo */
1041 if (rdev
->r600_blit
.shader_obj
) {
1042 r
= radeon_bo_reserve(rdev
->r600_blit
.shader_obj
, false);
1043 if (likely(r
== 0)) {
1044 radeon_bo_unpin(rdev
->r600_blit
.shader_obj
);
1045 radeon_bo_unreserve(rdev
->r600_blit
.shader_obj
);
1051 /* Plan is to move initialization in that function and use
1052 * helper function so that radeon_device_init pretty much
1053 * do nothing more than calling asic specific function. This
1054 * should also allow to remove a bunch of callback function
1057 int rv770_init(struct radeon_device
*rdev
)
1061 r
= radeon_dummy_page_init(rdev
);
1064 /* This don't do much */
1065 r
= radeon_gem_init(rdev
);
1069 if (!radeon_get_bios(rdev
)) {
1070 if (ASIC_IS_AVIVO(rdev
))
1073 /* Must be an ATOMBIOS */
1074 if (!rdev
->is_atom_bios
) {
1075 dev_err(rdev
->dev
, "Expecting atombios for R600 GPU\n");
1078 r
= radeon_atombios_init(rdev
);
1081 /* Post card if necessary */
1082 if (!r600_card_posted(rdev
)) {
1084 dev_err(rdev
->dev
, "Card not posted and no BIOS - ignoring\n");
1087 DRM_INFO("GPU not posted. posting now...\n");
1088 atom_asic_init(rdev
->mode_info
.atom_context
);
1090 /* Initialize scratch registers */
1091 r600_scratch_init(rdev
);
1092 /* Initialize surface registers */
1093 radeon_surface_init(rdev
);
1094 /* Initialize clocks */
1095 radeon_get_clock_info(rdev
->ddev
);
1096 r
= radeon_clocks_init(rdev
);
1100 r
= radeon_fence_driver_init(rdev
);
1103 /* initialize AGP */
1104 if (rdev
->flags
& RADEON_IS_AGP
) {
1105 r
= radeon_agp_init(rdev
);
1107 radeon_agp_disable(rdev
);
1109 r
= rv770_mc_init(rdev
);
1112 /* Memory manager */
1113 r
= radeon_bo_init(rdev
);
1117 r
= radeon_irq_kms_init(rdev
);
1121 rdev
->cp
.ring_obj
= NULL
;
1122 r600_ring_init(rdev
, 1024 * 1024);
1124 rdev
->ih
.ring_obj
= NULL
;
1125 r600_ih_ring_init(rdev
, 64 * 1024);
1127 r
= r600_pcie_gart_init(rdev
);
1131 rdev
->accel_working
= true;
1132 r
= rv770_startup(rdev
);
1134 dev_err(rdev
->dev
, "disabling GPU acceleration\n");
1137 r600_irq_fini(rdev
);
1138 radeon_irq_kms_fini(rdev
);
1139 rv770_pcie_gart_fini(rdev
);
1140 rdev
->accel_working
= false;
1142 if (rdev
->accel_working
) {
1143 r
= radeon_ib_pool_init(rdev
);
1145 dev_err(rdev
->dev
, "IB initialization failed (%d).\n", r
);
1146 rdev
->accel_working
= false;
1148 r
= r600_ib_test(rdev
);
1150 dev_err(rdev
->dev
, "IB test failed (%d).\n", r
);
1151 rdev
->accel_working
= false;
1156 r
= r600_audio_init(rdev
);
1158 dev_err(rdev
->dev
, "radeon: audio init failed\n");
1165 void rv770_fini(struct radeon_device
*rdev
)
1167 r600_blit_fini(rdev
);
1170 r600_irq_fini(rdev
);
1171 radeon_irq_kms_fini(rdev
);
1172 rv770_pcie_gart_fini(rdev
);
1173 radeon_gem_fini(rdev
);
1174 radeon_fence_driver_fini(rdev
);
1175 radeon_clocks_fini(rdev
);
1176 radeon_agp_fini(rdev
);
1177 radeon_bo_fini(rdev
);
1178 radeon_atombios_fini(rdev
);
1181 radeon_dummy_page_fini(rdev
);