]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/i2c/busses/i2c-designware-platdrv.c
ntb: ntb_test: ensure the link is up before trying to configure the mws
[mirror_ubuntu-artful-kernel.git] / drivers / i2c / busses / i2c-designware-platdrv.c
1 /*
2 * Synopsys DesignWare I2C adapter driver.
3 *
4 * Based on the TI DAVINCI I2C adapter driver.
5 *
6 * Copyright (C) 2006 Texas Instruments.
7 * Copyright (C) 2007 MontaVista Software Inc.
8 * Copyright (C) 2009 Provigent Ltd.
9 *
10 * ----------------------------------------------------------------------------
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 * ----------------------------------------------------------------------------
22 *
23 */
24 #include <linux/acpi.h>
25 #include <linux/clk-provider.h>
26 #include <linux/clk.h>
27 #include <linux/delay.h>
28 #include <linux/dmi.h>
29 #include <linux/err.h>
30 #include <linux/errno.h>
31 #include <linux/i2c.h>
32 #include <linux/interrupt.h>
33 #include <linux/io.h>
34 #include <linux/kernel.h>
35 #include <linux/module.h>
36 #include <linux/of.h>
37 #include <linux/platform_data/i2c-designware.h>
38 #include <linux/platform_device.h>
39 #include <linux/pm.h>
40 #include <linux/pm_runtime.h>
41 #include <linux/property.h>
42 #include <linux/reset.h>
43 #include <linux/sched.h>
44 #include <linux/slab.h>
45
46 #include "i2c-designware-core.h"
47
48 static u32 i2c_dw_get_clk_rate_khz(struct dw_i2c_dev *dev)
49 {
50 return clk_get_rate(dev->clk)/1000;
51 }
52
53 #ifdef CONFIG_ACPI
54 /*
55 * The HCNT/LCNT information coming from ACPI should be the most accurate
56 * for given platform. However, some systems get it wrong. On such systems
57 * we get better results by calculating those based on the input clock.
58 */
59 static const struct dmi_system_id dw_i2c_no_acpi_params[] = {
60 {
61 .ident = "Dell Inspiron 7348",
62 .matches = {
63 DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."),
64 DMI_MATCH(DMI_PRODUCT_NAME, "Inspiron 7348"),
65 },
66 },
67 { }
68 };
69
70 static void dw_i2c_acpi_params(struct platform_device *pdev, char method[],
71 u16 *hcnt, u16 *lcnt, u32 *sda_hold)
72 {
73 struct acpi_buffer buf = { ACPI_ALLOCATE_BUFFER };
74 acpi_handle handle = ACPI_HANDLE(&pdev->dev);
75 union acpi_object *obj;
76
77 if (dmi_check_system(dw_i2c_no_acpi_params))
78 return;
79
80 if (ACPI_FAILURE(acpi_evaluate_object(handle, method, NULL, &buf)))
81 return;
82
83 obj = (union acpi_object *)buf.pointer;
84 if (obj->type == ACPI_TYPE_PACKAGE && obj->package.count == 3) {
85 const union acpi_object *objs = obj->package.elements;
86
87 *hcnt = (u16)objs[0].integer.value;
88 *lcnt = (u16)objs[1].integer.value;
89 *sda_hold = (u32)objs[2].integer.value;
90 }
91
92 kfree(buf.pointer);
93 }
94
95 static int dw_i2c_acpi_configure(struct platform_device *pdev)
96 {
97 struct dw_i2c_dev *dev = platform_get_drvdata(pdev);
98 u32 ss_ht = 0, fp_ht = 0, hs_ht = 0, fs_ht = 0;
99 acpi_handle handle = ACPI_HANDLE(&pdev->dev);
100 const struct acpi_device_id *id;
101 struct acpi_device *adev;
102 const char *uid;
103
104 dev->adapter.nr = -1;
105 dev->tx_fifo_depth = 32;
106 dev->rx_fifo_depth = 32;
107
108 /*
109 * Try to get SDA hold time and *CNT values from an ACPI method for
110 * selected speed modes.
111 */
112 dw_i2c_acpi_params(pdev, "SSCN", &dev->ss_hcnt, &dev->ss_lcnt, &ss_ht);
113 dw_i2c_acpi_params(pdev, "FPCN", &dev->fp_hcnt, &dev->fp_lcnt, &fp_ht);
114 dw_i2c_acpi_params(pdev, "HSCN", &dev->hs_hcnt, &dev->hs_lcnt, &hs_ht);
115 dw_i2c_acpi_params(pdev, "FMCN", &dev->fs_hcnt, &dev->fs_lcnt, &fs_ht);
116
117 switch (dev->clk_freq) {
118 case 100000:
119 dev->sda_hold_time = ss_ht;
120 break;
121 case 1000000:
122 dev->sda_hold_time = fp_ht;
123 break;
124 case 3400000:
125 dev->sda_hold_time = hs_ht;
126 break;
127 case 400000:
128 default:
129 dev->sda_hold_time = fs_ht;
130 break;
131 }
132
133 id = acpi_match_device(pdev->dev.driver->acpi_match_table, &pdev->dev);
134 if (id && id->driver_data)
135 dev->flags |= (u32)id->driver_data;
136
137 if (acpi_bus_get_device(handle, &adev))
138 return -ENODEV;
139
140 /*
141 * Cherrytrail I2C7 gets used for the PMIC which gets accessed
142 * through ACPI opregions during late suspend / early resume
143 * disable pm for it.
144 */
145 uid = adev->pnp.unique_id;
146 if ((dev->flags & MODEL_CHERRYTRAIL) && !strcmp(uid, "7"))
147 dev->pm_disabled = true;
148
149 return 0;
150 }
151
152 static const struct acpi_device_id dw_i2c_acpi_match[] = {
153 { "INT33C2", 0 },
154 { "INT33C3", 0 },
155 { "INT3432", 0 },
156 { "INT3433", 0 },
157 { "80860F41", 0 },
158 { "808622C1", MODEL_CHERRYTRAIL },
159 { "AMD0010", ACCESS_INTR_MASK },
160 { "AMDI0010", ACCESS_INTR_MASK },
161 { "AMDI0510", 0 },
162 { "APMC0D0F", 0 },
163 { "HISI02A1", 0 },
164 { "HISI02A2", 0 },
165 { }
166 };
167 MODULE_DEVICE_TABLE(acpi, dw_i2c_acpi_match);
168 #else
169 static inline int dw_i2c_acpi_configure(struct platform_device *pdev)
170 {
171 return -ENODEV;
172 }
173 #endif
174
175 static void i2c_dw_configure_master(struct dw_i2c_dev *dev)
176 {
177 dev->functionality = I2C_FUNC_10BIT_ADDR | DW_IC_DEFAULT_FUNCTIONALITY;
178
179 dev->master_cfg = DW_IC_CON_MASTER | DW_IC_CON_SLAVE_DISABLE |
180 DW_IC_CON_RESTART_EN;
181
182 dev->mode = DW_IC_MASTER;
183
184 switch (dev->clk_freq) {
185 case 100000:
186 dev->master_cfg |= DW_IC_CON_SPEED_STD;
187 break;
188 case 3400000:
189 dev->master_cfg |= DW_IC_CON_SPEED_HIGH;
190 break;
191 default:
192 dev->master_cfg |= DW_IC_CON_SPEED_FAST;
193 }
194 }
195
196 static void i2c_dw_configure_slave(struct dw_i2c_dev *dev)
197 {
198 dev->functionality = I2C_FUNC_SLAVE | DW_IC_DEFAULT_FUNCTIONALITY;
199
200 dev->slave_cfg = DW_IC_CON_RX_FIFO_FULL_HLD_CTRL |
201 DW_IC_CON_RESTART_EN | DW_IC_CON_STOP_DET_IFADDRESSED |
202 DW_IC_CON_SPEED_FAST;
203
204 dev->mode = DW_IC_SLAVE;
205
206 switch (dev->clk_freq) {
207 case 100000:
208 dev->slave_cfg |= DW_IC_CON_SPEED_STD;
209 break;
210 case 3400000:
211 dev->slave_cfg |= DW_IC_CON_SPEED_HIGH;
212 break;
213 default:
214 dev->slave_cfg |= DW_IC_CON_SPEED_FAST;
215 }
216 }
217
218 static int i2c_dw_plat_prepare_clk(struct dw_i2c_dev *i_dev, bool prepare)
219 {
220 if (IS_ERR(i_dev->clk))
221 return PTR_ERR(i_dev->clk);
222
223 if (prepare)
224 return clk_prepare_enable(i_dev->clk);
225
226 clk_disable_unprepare(i_dev->clk);
227 return 0;
228 }
229
230 static void dw_i2c_set_fifo_size(struct dw_i2c_dev *dev, int id)
231 {
232 u32 param, tx_fifo_depth, rx_fifo_depth;
233
234 /*
235 * Try to detect the FIFO depth if not set by interface driver,
236 * the depth could be from 2 to 256 from HW spec.
237 */
238 param = i2c_dw_read_comp_param(dev);
239 tx_fifo_depth = ((param >> 16) & 0xff) + 1;
240 rx_fifo_depth = ((param >> 8) & 0xff) + 1;
241 if (!dev->tx_fifo_depth) {
242 dev->tx_fifo_depth = tx_fifo_depth;
243 dev->rx_fifo_depth = rx_fifo_depth;
244 dev->adapter.nr = id;
245 } else if (tx_fifo_depth >= 2) {
246 dev->tx_fifo_depth = min_t(u32, dev->tx_fifo_depth,
247 tx_fifo_depth);
248 dev->rx_fifo_depth = min_t(u32, dev->rx_fifo_depth,
249 rx_fifo_depth);
250 }
251 }
252
253 static int dw_i2c_plat_probe(struct platform_device *pdev)
254 {
255 struct dw_i2c_platform_data *pdata = dev_get_platdata(&pdev->dev);
256 struct i2c_adapter *adap;
257 struct dw_i2c_dev *dev;
258 u32 acpi_speed, ht = 0;
259 struct resource *mem;
260 int irq, ret;
261
262 irq = platform_get_irq(pdev, 0);
263 if (irq < 0)
264 return irq;
265
266 dev = devm_kzalloc(&pdev->dev, sizeof(struct dw_i2c_dev), GFP_KERNEL);
267 if (!dev)
268 return -ENOMEM;
269
270 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
271 dev->base = devm_ioremap_resource(&pdev->dev, mem);
272 if (IS_ERR(dev->base))
273 return PTR_ERR(dev->base);
274
275 dev->dev = &pdev->dev;
276 dev->irq = irq;
277 platform_set_drvdata(pdev, dev);
278
279 dev->rst = devm_reset_control_get_optional_exclusive(&pdev->dev, NULL);
280 if (IS_ERR(dev->rst)) {
281 if (PTR_ERR(dev->rst) == -EPROBE_DEFER)
282 return -EPROBE_DEFER;
283 } else {
284 reset_control_deassert(dev->rst);
285 }
286
287 if (pdata) {
288 dev->clk_freq = pdata->i2c_scl_freq;
289 } else {
290 device_property_read_u32(&pdev->dev, "i2c-sda-hold-time-ns",
291 &ht);
292 device_property_read_u32(&pdev->dev, "i2c-sda-falling-time-ns",
293 &dev->sda_falling_time);
294 device_property_read_u32(&pdev->dev, "i2c-scl-falling-time-ns",
295 &dev->scl_falling_time);
296 device_property_read_u32(&pdev->dev, "clock-frequency",
297 &dev->clk_freq);
298 }
299
300 acpi_speed = i2c_acpi_find_bus_speed(&pdev->dev);
301 /*
302 * Find bus speed from the "clock-frequency" device property, ACPI
303 * or by using fast mode if neither is set.
304 */
305 if (acpi_speed && dev->clk_freq)
306 dev->clk_freq = min(dev->clk_freq, acpi_speed);
307 else if (acpi_speed || dev->clk_freq)
308 dev->clk_freq = max(dev->clk_freq, acpi_speed);
309 else
310 dev->clk_freq = 400000;
311
312 if (has_acpi_companion(&pdev->dev))
313 dw_i2c_acpi_configure(pdev);
314
315 /*
316 * Only standard mode at 100kHz, fast mode at 400kHz,
317 * fast mode plus at 1MHz and high speed mode at 3.4MHz are supported.
318 */
319 if (dev->clk_freq != 100000 && dev->clk_freq != 400000
320 && dev->clk_freq != 1000000 && dev->clk_freq != 3400000) {
321 dev_err(&pdev->dev,
322 "Only 100kHz, 400kHz, 1MHz and 3.4MHz supported");
323 ret = -EINVAL;
324 goto exit_reset;
325 }
326
327 ret = i2c_dw_probe_lock_support(dev);
328 if (ret)
329 goto exit_reset;
330
331 if (i2c_detect_slave_mode(&pdev->dev))
332 i2c_dw_configure_slave(dev);
333 else
334 i2c_dw_configure_master(dev);
335
336 dev->clk = devm_clk_get(&pdev->dev, NULL);
337 if (!i2c_dw_plat_prepare_clk(dev, true)) {
338 dev->get_clk_rate_khz = i2c_dw_get_clk_rate_khz;
339
340 if (!dev->sda_hold_time && ht)
341 dev->sda_hold_time = div_u64(
342 (u64)dev->get_clk_rate_khz(dev) * ht + 500000,
343 1000000);
344 }
345
346 dw_i2c_set_fifo_size(dev, pdev->id);
347
348 adap = &dev->adapter;
349 adap->owner = THIS_MODULE;
350 adap->class = I2C_CLASS_DEPRECATED;
351 ACPI_COMPANION_SET(&adap->dev, ACPI_COMPANION(&pdev->dev));
352 adap->dev.of_node = pdev->dev.of_node;
353
354 if (dev->pm_disabled) {
355 pm_runtime_forbid(&pdev->dev);
356 } else {
357 pm_runtime_set_autosuspend_delay(&pdev->dev, 1000);
358 pm_runtime_use_autosuspend(&pdev->dev);
359 pm_runtime_set_active(&pdev->dev);
360 pm_runtime_enable(&pdev->dev);
361 }
362
363 if (dev->mode == DW_IC_SLAVE)
364 ret = i2c_dw_probe_slave(dev);
365 else
366 ret = i2c_dw_probe(dev);
367
368 if (ret)
369 goto exit_probe;
370
371 return ret;
372
373 exit_probe:
374 if (!dev->pm_disabled)
375 pm_runtime_disable(&pdev->dev);
376 exit_reset:
377 if (!IS_ERR_OR_NULL(dev->rst))
378 reset_control_assert(dev->rst);
379 return ret;
380 }
381
382 static int dw_i2c_plat_remove(struct platform_device *pdev)
383 {
384 struct dw_i2c_dev *dev = platform_get_drvdata(pdev);
385
386 pm_runtime_get_sync(&pdev->dev);
387
388 i2c_del_adapter(&dev->adapter);
389
390 dev->disable(dev);
391
392 pm_runtime_dont_use_autosuspend(&pdev->dev);
393 pm_runtime_put_sync(&pdev->dev);
394 if (!dev->pm_disabled)
395 pm_runtime_disable(&pdev->dev);
396 if (!IS_ERR_OR_NULL(dev->rst))
397 reset_control_assert(dev->rst);
398
399 i2c_dw_remove_lock_support(dev);
400
401 return 0;
402 }
403
404 #ifdef CONFIG_OF
405 static const struct of_device_id dw_i2c_of_match[] = {
406 { .compatible = "snps,designware-i2c", },
407 {},
408 };
409 MODULE_DEVICE_TABLE(of, dw_i2c_of_match);
410 #endif
411
412 #ifdef CONFIG_PM_SLEEP
413 static int dw_i2c_plat_prepare(struct device *dev)
414 {
415 return pm_runtime_suspended(dev);
416 }
417
418 static void dw_i2c_plat_complete(struct device *dev)
419 {
420 if (dev->power.direct_complete)
421 pm_request_resume(dev);
422 }
423 #else
424 #define dw_i2c_plat_prepare NULL
425 #define dw_i2c_plat_complete NULL
426 #endif
427
428 #ifdef CONFIG_PM
429 static int dw_i2c_plat_suspend(struct device *dev)
430 {
431 struct platform_device *pdev = to_platform_device(dev);
432 struct dw_i2c_dev *i_dev = platform_get_drvdata(pdev);
433
434 i_dev->disable(i_dev);
435 i2c_dw_plat_prepare_clk(i_dev, false);
436
437 return 0;
438 }
439
440 static int dw_i2c_plat_resume(struct device *dev)
441 {
442 struct platform_device *pdev = to_platform_device(dev);
443 struct dw_i2c_dev *i_dev = platform_get_drvdata(pdev);
444
445 i2c_dw_plat_prepare_clk(i_dev, true);
446 i_dev->init(i_dev);
447
448 return 0;
449 }
450
451 static const struct dev_pm_ops dw_i2c_dev_pm_ops = {
452 .prepare = dw_i2c_plat_prepare,
453 .complete = dw_i2c_plat_complete,
454 SET_SYSTEM_SLEEP_PM_OPS(dw_i2c_plat_suspend, dw_i2c_plat_resume)
455 SET_RUNTIME_PM_OPS(dw_i2c_plat_suspend, dw_i2c_plat_resume, NULL)
456 };
457
458 #define DW_I2C_DEV_PMOPS (&dw_i2c_dev_pm_ops)
459 #else
460 #define DW_I2C_DEV_PMOPS NULL
461 #endif
462
463 /* Work with hotplug and coldplug */
464 MODULE_ALIAS("platform:i2c_designware");
465
466 static struct platform_driver dw_i2c_driver = {
467 .probe = dw_i2c_plat_probe,
468 .remove = dw_i2c_plat_remove,
469 .driver = {
470 .name = "i2c_designware",
471 .of_match_table = of_match_ptr(dw_i2c_of_match),
472 .acpi_match_table = ACPI_PTR(dw_i2c_acpi_match),
473 .pm = DW_I2C_DEV_PMOPS,
474 },
475 };
476
477 static int __init dw_i2c_init_driver(void)
478 {
479 return platform_driver_register(&dw_i2c_driver);
480 }
481 subsys_initcall(dw_i2c_init_driver);
482
483 static void __exit dw_i2c_exit_driver(void)
484 {
485 platform_driver_unregister(&dw_i2c_driver);
486 }
487 module_exit(dw_i2c_exit_driver);
488
489 MODULE_AUTHOR("Baruch Siach <baruch@tkos.co.il>");
490 MODULE_DESCRIPTION("Synopsys DesignWare I2C bus adapter");
491 MODULE_LICENSE("GPL");