2 * Copyright (C) 2000, 2001 Wolfgang Denk, wd@denx.de
3 * Modified for direct IDE interface
4 * by Thomas Lange, thomas@corelatus.com
5 * Modified for direct IDE interface on 8xx without using the PCMCIA
7 * by Steven.Scholz@imc-berlin.de
8 * Moved out of arch/ppc/kernel/m8xx_setup.c, other minor cleanups
9 * by Mathew Locke <mattl@mvista.com>
12 #include <linux/errno.h>
13 #include <linux/kernel.h>
15 #include <linux/stddef.h>
16 #include <linux/unistd.h>
17 #include <linux/ptrace.h>
18 #include <linux/slab.h>
19 #include <linux/user.h>
20 #include <linux/tty.h>
21 #include <linux/major.h>
22 #include <linux/interrupt.h>
23 #include <linux/reboot.h>
24 #include <linux/init.h>
25 #include <linux/ioport.h>
26 #include <linux/ide.h>
27 #include <linux/bootmem.h>
29 #include <asm/mpc8xx.h>
31 #include <asm/processor.h>
33 #include <asm/pgtable.h>
35 #include <asm/8xx_immap.h>
36 #include <asm/machdep.h>
39 #define DRV_NAME "ide-mpc8xx"
41 static int identify (volatile u8
*p
);
42 static void print_fixed (volatile u8
*p
);
43 static void print_funcid (int func
);
44 static int check_ide_device (unsigned long base
);
46 static void ide_interrupt_ack (void *dev
);
47 static void m8xx_ide_set_pio_mode(ide_drive_t
*drive
, const u8 pio
);
49 typedef struct ide_ioport_desc
{
50 unsigned long base_off
; /* Offset to PCMCIA memory */
51 unsigned long reg_off
[IDE_NR_PORTS
]; /* controller register offsets */
55 ide_ioport_desc_t ioport_dsc
[MAX_HWIFS
] = {
56 #ifdef IDE0_BASE_OFFSET
60 IDE0_ERROR_REG_OFFSET
,
61 IDE0_NSECTOR_REG_OFFSET
,
62 IDE0_SECTOR_REG_OFFSET
,
65 IDE0_SELECT_REG_OFFSET
,
66 IDE0_STATUS_REG_OFFSET
,
67 IDE0_CONTROL_REG_OFFSET
,
72 #ifdef IDE1_BASE_OFFSET
76 IDE1_ERROR_REG_OFFSET
,
77 IDE1_NSECTOR_REG_OFFSET
,
78 IDE1_SECTOR_REG_OFFSET
,
81 IDE1_SELECT_REG_OFFSET
,
82 IDE1_STATUS_REG_OFFSET
,
83 IDE1_CONTROL_REG_OFFSET
,
88 #endif /* IDE1_BASE_OFFSET */
89 #endif /* IDE0_BASE_OFFSET */
92 struct ide_timing ide_pio_clocks
[6];
93 int hold_time
[6] = {30, 20, 15, 10, 10, 10 }; /* PIO Mode 5 with IORDY (nonstandard) */
96 * Warning: only 1 (ONE) PCMCIA slot supported here,
97 * which must be correctly initialized by the firmware (PPCBoot).
99 static int _slot_
= -1; /* will be read from PCMCIA registers */
101 /* Make clock cycles and always round up */
102 #define PCMCIA_MK_CLKS( t, T ) (( (t) * ((T)/1000000) + 999U ) / 1000U )
104 #define M8XX_PCMCIA_CD2(slot) (0x10000000 >> (slot << 4))
105 #define M8XX_PCMCIA_CD1(slot) (0x08000000 >> (slot << 4))
108 * The TQM850L hardware has two pins swapped! Grrrrgh!
110 #ifdef CONFIG_TQM850L
111 #define __MY_PCMCIA_GCRX_CXRESET PCMCIA_GCRX_CXOE
112 #define __MY_PCMCIA_GCRX_CXOE PCMCIA_GCRX_CXRESET
114 #define __MY_PCMCIA_GCRX_CXRESET PCMCIA_GCRX_CXRESET
115 #define __MY_PCMCIA_GCRX_CXOE PCMCIA_GCRX_CXOE
118 #if defined(CONFIG_BLK_DEV_MPC8xx_IDE) && defined(CONFIG_IDE_8xx_PCCARD)
119 #define PCMCIA_SCHLVL IDE0_INTERRUPT /* Status Change Interrupt Level */
120 static int pcmcia_schlvl
= PCMCIA_SCHLVL
;
124 * See include/linux/ide.h for definition of hw_regs_t (p, base)
128 * m8xx_ide_init_ports() for a direct IDE interface _using_
129 * MPC8xx's internal PCMCIA interface
131 #if defined(CONFIG_IDE_8xx_PCCARD) || defined(CONFIG_IDE_8xx_DIRECT)
132 static int __init
m8xx_ide_init_ports(hw_regs_t
*hw
, unsigned long data_port
)
134 unsigned long *p
= hw
->io_ports_array
;
141 volatile pcmcia_win_t
*win
;
142 volatile pcmconf8xx_t
*pcmp
;
147 static unsigned long pcmcia_base
= 0;
152 pcmp
= (pcmconf8xx_t
*)(&(((immap_t
*)IMAP_ADDR
)->im_pcmcia
));
156 * Read out PCMCIA registers. Since the reset values
157 * are undefined, we sure hope that they have been
161 /* Scan all registers for valid settings */
162 pcmcia_phy_base
= 0xFFFFFFFF;
164 /* br0 is start of brX and orX regs */
165 win
= (pcmcia_win_t
*) \
166 (&(((immap_t
*)IMAP_ADDR
)->im_pcmcia
.pcmc_pbr0
));
167 for (i
= 0; i
< 8; i
++) {
168 if (win
->or & 1) { /* This bank is marked as valid */
169 if (win
->br
< pcmcia_phy_base
) {
170 pcmcia_phy_base
= win
->br
;
172 if ((win
->br
+ PCMCIA_MEM_SIZE
) > pcmcia_phy_end
) {
173 pcmcia_phy_end
= win
->br
+ PCMCIA_MEM_SIZE
;
175 /* Check which slot that has been defined */
176 _slot_
= (win
->or >> 2) & 1;
182 printk ("PCMCIA slot %c: phys mem %08x...%08x (size %08x)\n",
184 pcmcia_phy_base
, pcmcia_phy_end
,
185 pcmcia_phy_end
- pcmcia_phy_base
);
187 if (!request_mem_region(pcmcia_phy_base
,
188 pcmcia_phy_end
- pcmcia_phy_base
,
190 printk(KERN_ERR
"%s: resources busy\n", DRV_NAME
);
194 pcmcia_base
=(unsigned long)ioremap(pcmcia_phy_base
,
195 pcmcia_phy_end
-pcmcia_phy_base
);
198 printk ("PCMCIA virt base: %08lx\n", pcmcia_base
);
200 /* Compute clock cycles for PIO timings */
201 for (i
=0; i
<6; ++i
) {
202 bd_t
*binfo
= (bd_t
*)__res
;
203 struct ide_timing
*t
, *n
;
206 PCMCIA_MK_CLKS (hold_time
[i
],
209 t
= ide_timing_find_mode(XFER_PIO_0
+ i
);
210 n
= &ide_pio_clocks
[i
];
212 n
->setup
= PCMCIA_MK_CLKS(t
->setup
, binfo
->bi_busfreq
);
213 n
->active
= PCMCIA_MK_CLKS(t
->active
, binfo
->bi_busfreq
);
214 n
->cycle
= PCMCIA_MK_CLKS(t
->cycle
, binfo
->bi_busfreq
);
216 printk ("PIO mode %d timings: %d/%d/%d => %d/%d/%d\n",
218 t
->setup
, t
->active
, t
->cycle
,
219 n
->setup
, n
->active
, n
->cycle
);
225 printk ("PCMCIA slot has not been defined! Using A as default\n");
229 #ifdef CONFIG_IDE_8xx_PCCARD
232 printk ("PIPR = 0x%08X slot %c ==> mask = 0x%X\n",
235 M8XX_PCMCIA_CD1(_slot_
) | M8XX_PCMCIA_CD2(_slot_
) );
238 if (pcmp
->pcmc_pipr
& (M8XX_PCMCIA_CD1(_slot_
)|M8XX_PCMCIA_CD2(_slot_
))) {
239 printk ("No card in slot %c: PIPR=%08x\n",
240 'A' + _slot_
, (u32
) pcmp
->pcmc_pipr
);
241 return -ENODEV
; /* No card in slot */
244 check_ide_device (pcmcia_base
);
246 #endif /* CONFIG_IDE_8xx_PCCARD */
248 base
= pcmcia_base
+ ioport_dsc
[data_port
].base_off
;
250 printk ("base: %08x + %08x = %08x\n",
251 pcmcia_base
, ioport_dsc
[data_port
].base_off
, base
);
254 for (i
= 0; i
< IDE_NR_PORTS
; ++i
) {
256 printk ("port[%d]: %08x + %08x = %08x\n",
259 ioport_dsc
[data_port
].reg_off
[i
],
260 i
, base
+ ioport_dsc
[data_port
].reg_off
[i
]);
262 *p
++ = base
+ ioport_dsc
[data_port
].reg_off
[i
];
265 hw
->irq
= ioport_dsc
[data_port
].irq
;
266 hw
->ack_intr
= (ide_ack_intr_t
*)ide_interrupt_ack
;
268 #ifdef CONFIG_IDE_8xx_PCCARD
273 pgcrx
= &((immap_t
*) IMAP_ADDR
)->im_pcmcia
.pcmc_pgcrb
;
275 pgcrx
= &((immap_t
*) IMAP_ADDR
)->im_pcmcia
.pcmc_pgcra
;
278 reg
|= mk_int_int_mask (pcmcia_schlvl
) << 24;
279 reg
|= mk_int_int_mask (pcmcia_schlvl
) << 16;
282 #endif /* CONFIG_IDE_8xx_PCCARD */
284 /* Enable Harddisk Interrupt,
285 * and make it edge sensitive
287 /* (11-18) Set edge detect for irq, no wakeup from low power mode */
288 ((immap_t
*)IMAP_ADDR
)->im_siu_conf
.sc_siel
|=
289 (0x80000000 >> ioport_dsc
[data_port
].irq
);
291 #ifdef CONFIG_IDE_8xx_PCCARD
292 /* Make sure we don't get garbage irq */
293 ((immap_t
*) IMAP_ADDR
)->im_pcmcia
.pcmc_pscr
= 0xFFFF;
295 /* Enable falling edge irq */
296 pcmp
->pcmc_per
= 0x100000 >> (16 * _slot_
);
297 #endif /* CONFIG_IDE_8xx_PCCARD */
299 hw
->chipset
= ide_generic
;
303 #endif /* CONFIG_IDE_8xx_PCCARD || CONFIG_IDE_8xx_DIRECT */
306 * m8xx_ide_init_ports() for a direct IDE interface _not_ using
307 * MPC8xx's internal PCMCIA interface
309 #if defined(CONFIG_IDE_EXT_DIRECT)
310 static int __init
m8xx_ide_init_ports(hw_regs_t
*hw
, unsigned long data_port
)
312 unsigned long *p
= hw
->io_ports_array
;
317 static unsigned long ide_base
= 0;
325 * - add code to read ORx, BRx
327 ide_phy_base
= CFG_ATA_BASE_ADDR
;
328 ide_phy_end
= CFG_ATA_BASE_ADDR
+ 0x200;
330 printk ("IDE phys mem : %08x...%08x (size %08x)\n",
331 ide_phy_base
, ide_phy_end
,
332 ide_phy_end
- ide_phy_base
);
334 if (!request_mem_region(ide_phy_base
, 0x200, DRV_NAME
)) {
335 printk(KERN_ERR
"%s: resources busy\n", DRV_NAME
);
339 ide_base
=(unsigned long)ioremap(ide_phy_base
,
340 ide_phy_end
-ide_phy_base
);
343 printk ("IDE virt base: %08lx\n", ide_base
);
347 base
= ide_base
+ ioport_dsc
[data_port
].base_off
;
349 printk ("base: %08x + %08x = %08x\n",
350 ide_base
, ioport_dsc
[data_port
].base_off
, base
);
353 for (i
= 0; i
< IDE_NR_PORTS
; ++i
) {
355 printk ("port[%d]: %08x + %08x = %08x\n",
358 ioport_dsc
[data_port
].reg_off
[i
],
359 i
, base
+ ioport_dsc
[data_port
].reg_off
[i
]);
361 *p
++ = base
+ ioport_dsc
[data_port
].reg_off
[i
];
364 /* direct connected IDE drive, i.e. external IRQ */
365 hw
->irq
= ioport_dsc
[data_port
].irq
;
366 hw
->ack_intr
= (ide_ack_intr_t
*)ide_interrupt_ack
;
368 /* Enable Harddisk Interrupt,
369 * and make it edge sensitive
371 /* (11-18) Set edge detect for irq, no wakeup from low power mode */
372 ((immap_t
*) IMAP_ADDR
)->im_siu_conf
.sc_siel
|=
373 (0x80000000 >> ioport_dsc
[data_port
].irq
);
375 hw
->chipset
= ide_generic
;
379 #endif /* CONFIG_IDE_8xx_DIRECT */
382 /* -------------------------------------------------------------------- */
387 #define PCMCIA_SHT(t) ((t & 0x0F)<<16) /* Strobe Hold Time */
388 #define PCMCIA_SST(t) ((t & 0x0F)<<12) /* Strobe Setup Time */
389 #define PCMCIA_SL(t) ((t==32) ? 0 : ((t & 0x1F)<<7)) /* Strobe Length */
392 /* Calculate PIO timings */
393 static void m8xx_ide_set_pio_mode(ide_drive_t
*drive
, const u8 pio
)
395 #if defined(CONFIG_IDE_8xx_PCCARD) || defined(CONFIG_IDE_8xx_DIRECT)
396 volatile pcmconf8xx_t
*pcmp
;
397 ulong timing
, mask
, reg
;
399 pcmp
= (pcmconf8xx_t
*)(&(((immap_t
*)IMAP_ADDR
)->im_pcmcia
));
401 mask
= ~(PCMCIA_SHT(0xFF) | PCMCIA_SST(0xFF) | PCMCIA_SL(0xFF));
403 timing
= PCMCIA_SHT(hold_time
[pio
] )
404 | PCMCIA_SST(ide_pio_clocks
[pio
].setup
)
405 | PCMCIA_SL (ide_pio_clocks
[pio
].active
)
409 printk ("Setting timing bits 0x%08lx in PCMCIA controller\n", timing
);
411 if ((reg
= pcmp
->pcmc_por0
& mask
) != 0)
412 pcmp
->pcmc_por0
= reg
| timing
;
414 if ((reg
= pcmp
->pcmc_por1
& mask
) != 0)
415 pcmp
->pcmc_por1
= reg
| timing
;
417 if ((reg
= pcmp
->pcmc_por2
& mask
) != 0)
418 pcmp
->pcmc_por2
= reg
| timing
;
420 if ((reg
= pcmp
->pcmc_por3
& mask
) != 0)
421 pcmp
->pcmc_por3
= reg
| timing
;
423 if ((reg
= pcmp
->pcmc_por4
& mask
) != 0)
424 pcmp
->pcmc_por4
= reg
| timing
;
426 if ((reg
= pcmp
->pcmc_por5
& mask
) != 0)
427 pcmp
->pcmc_por5
= reg
| timing
;
429 if ((reg
= pcmp
->pcmc_por6
& mask
) != 0)
430 pcmp
->pcmc_por6
= reg
| timing
;
432 if ((reg
= pcmp
->pcmc_por7
& mask
) != 0)
433 pcmp
->pcmc_por7
= reg
| timing
;
435 #elif defined(CONFIG_IDE_EXT_DIRECT)
437 printk("%s[%d] %s: not implemented yet!\n",
438 __FILE__
, __LINE__
, __func__
);
439 #endif /* defined(CONFIG_IDE_8xx_PCCARD) || defined(CONFIG_IDE_8xx_PCMCIA */
442 static const struct ide_port_ops m8xx_port_ops
= {
443 .set_pio_mode
= m8xx_ide_set_pio_mode
,
447 ide_interrupt_ack (void *dev
)
449 #ifdef CONFIG_IDE_8xx_PCCARD
452 #if (PCMCIA_SOCKETS_NO == 2)
456 /* get interrupt sources */
458 pscr
= ((volatile immap_t
*)IMAP_ADDR
)->im_pcmcia
.pcmc_pscr
;
459 pipr
= ((volatile immap_t
*)IMAP_ADDR
)->im_pcmcia
.pcmc_pipr
;
462 * report only if both card detect signals are the same
464 * we depend on that CD2 is the bit to the left of CD1...
468 printk("PCMCIA slot has not been defined! Using A as default\n");
472 if(((pipr
& M8XX_PCMCIA_CD2(_slot_
)) >> 1) ^
473 (pipr
& M8XX_PCMCIA_CD1(_slot_
)) ) {
474 printk ("card detect interrupt\n");
476 /* clear the interrupt sources */
477 ((immap_t
*)IMAP_ADDR
)->im_pcmcia
.pcmc_pscr
= pscr
;
479 #else /* ! CONFIG_IDE_8xx_PCCARD */
481 * Only CONFIG_IDE_8xx_PCCARD is using the interrupt of the
482 * MPC8xx's PCMCIA controller, so there is nothing to be done here
483 * for CONFIG_IDE_8xx_DIRECT and CONFIG_IDE_EXT_DIRECT.
484 * The interrupt is handled somewhere else. -- Steven
486 #endif /* CONFIG_IDE_8xx_PCCARD */
494 #define CISTPL_NULL 0x00
495 #define CISTPL_DEVICE 0x01
496 #define CISTPL_LONGLINK_CB 0x02
497 #define CISTPL_INDIRECT 0x03
498 #define CISTPL_CONFIG_CB 0x04
499 #define CISTPL_CFTABLE_ENTRY_CB 0x05
500 #define CISTPL_LONGLINK_MFC 0x06
501 #define CISTPL_BAR 0x07
502 #define CISTPL_PWR_MGMNT 0x08
503 #define CISTPL_EXTDEVICE 0x09
504 #define CISTPL_CHECKSUM 0x10
505 #define CISTPL_LONGLINK_A 0x11
506 #define CISTPL_LONGLINK_C 0x12
507 #define CISTPL_LINKTARGET 0x13
508 #define CISTPL_NO_LINK 0x14
509 #define CISTPL_VERS_1 0x15
510 #define CISTPL_ALTSTR 0x16
511 #define CISTPL_DEVICE_A 0x17
512 #define CISTPL_JEDEC_C 0x18
513 #define CISTPL_JEDEC_A 0x19
514 #define CISTPL_CONFIG 0x1a
515 #define CISTPL_CFTABLE_ENTRY 0x1b
516 #define CISTPL_DEVICE_OC 0x1c
517 #define CISTPL_DEVICE_OA 0x1d
518 #define CISTPL_DEVICE_GEO 0x1e
519 #define CISTPL_DEVICE_GEO_A 0x1f
520 #define CISTPL_MANFID 0x20
521 #define CISTPL_FUNCID 0x21
522 #define CISTPL_FUNCE 0x22
523 #define CISTPL_SWIL 0x23
524 #define CISTPL_END 0xff
527 * CIS Function ID codes
529 #define CISTPL_FUNCID_MULTI 0x00
530 #define CISTPL_FUNCID_MEMORY 0x01
531 #define CISTPL_FUNCID_SERIAL 0x02
532 #define CISTPL_FUNCID_PARALLEL 0x03
533 #define CISTPL_FUNCID_FIXED 0x04
534 #define CISTPL_FUNCID_VIDEO 0x05
535 #define CISTPL_FUNCID_NETWORK 0x06
536 #define CISTPL_FUNCID_AIMS 0x07
537 #define CISTPL_FUNCID_SCSI 0x08
540 * Fixed Disk FUNCE codes
542 #define CISTPL_IDE_INTERFACE 0x01
544 #define CISTPL_FUNCE_IDE_IFACE 0x01
545 #define CISTPL_FUNCE_IDE_MASTER 0x02
546 #define CISTPL_FUNCE_IDE_SLAVE 0x03
548 /* First feature byte */
549 #define CISTPL_IDE_SILICON 0x04
550 #define CISTPL_IDE_UNIQUE 0x08
551 #define CISTPL_IDE_DUAL 0x10
553 /* Second feature byte */
554 #define CISTPL_IDE_HAS_SLEEP 0x01
555 #define CISTPL_IDE_HAS_STANDBY 0x02
556 #define CISTPL_IDE_HAS_IDLE 0x04
557 #define CISTPL_IDE_LOW_POWER 0x08
558 #define CISTPL_IDE_REG_INHIBIT 0x10
559 #define CISTPL_IDE_HAS_INDEX 0x20
560 #define CISTPL_IDE_IOIS16 0x40
563 /* -------------------------------------------------------------------- */
566 #define MAX_TUPEL_SZ 512
567 #define MAX_FEATURES 4
569 static int check_ide_device (unsigned long base
)
571 volatile u8
*ident
= NULL
;
572 volatile u8
*feature_p
[MAX_FEATURES
];
573 volatile u8
*p
, *start
;
577 unsigned short config_base
= 0;
582 printk ("PCMCIA MEM: %08lX\n", base
);
584 start
= p
= (volatile u8
*) base
;
586 while ((p
- start
) < MAX_TUPEL_SZ
) {
590 if (code
== 0xFF) { /* End of chain */
596 { volatile u8
*q
= p
;
597 printk ("\nTuple code %02x length %d\n\tData:",
600 for (i
= 0; i
< len
; ++i
) {
601 printk (" %02x", *q
);
605 #endif /* DEBUG_PCMCIA */
614 if (n_features
< MAX_FEATURES
)
615 feature_p
[n_features
++] = p
;
618 config_base
= (*(p
+6) << 8) + (*(p
+4));
625 found
= identify (ident
);
627 if (func_id
!= ((u8
)~0)) {
628 print_funcid (func_id
);
630 if (func_id
== CISTPL_FUNCID_FIXED
)
633 return (1); /* no disk drive */
636 for (i
=0; i
<n_features
; ++i
) {
637 print_fixed (feature_p
[i
]);
641 printk ("unknown card type\n");
645 /* set level mode irq and I/O mapped device in config reg*/
646 *((u8
*)(base
+ config_base
)) = 0x41;
651 /* ------------------------------------------------------------------------- */
653 static void print_funcid (int func
)
656 case CISTPL_FUNCID_MULTI
:
657 printk (" Multi-Function");
659 case CISTPL_FUNCID_MEMORY
:
662 case CISTPL_FUNCID_SERIAL
:
663 printk (" Serial Port");
665 case CISTPL_FUNCID_PARALLEL
:
666 printk (" Parallel Port");
668 case CISTPL_FUNCID_FIXED
:
669 printk (" Fixed Disk");
671 case CISTPL_FUNCID_VIDEO
:
672 printk (" Video Adapter");
674 case CISTPL_FUNCID_NETWORK
:
675 printk (" Network Adapter");
677 case CISTPL_FUNCID_AIMS
:
678 printk (" AIMS Card");
680 case CISTPL_FUNCID_SCSI
:
681 printk (" SCSI Adapter");
690 /* ------------------------------------------------------------------------- */
692 static void print_fixed (volatile u8
*p
)
698 case CISTPL_FUNCE_IDE_IFACE
:
701 printk ((iface
== CISTPL_IDE_INTERFACE
) ? " IDE" : " unknown");
702 printk (" interface ");
705 case CISTPL_FUNCE_IDE_MASTER
:
706 case CISTPL_FUNCE_IDE_SLAVE
:
710 printk ((f1
& CISTPL_IDE_SILICON
) ? " [silicon]" : " [rotating]");
712 if (f1
& CISTPL_IDE_UNIQUE
)
713 printk (" [unique]");
715 printk ((f1
& CISTPL_IDE_DUAL
) ? " [dual]" : " [single]");
717 if (f2
& CISTPL_IDE_HAS_SLEEP
)
720 if (f2
& CISTPL_IDE_HAS_STANDBY
)
721 printk (" [standby]");
723 if (f2
& CISTPL_IDE_HAS_IDLE
)
726 if (f2
& CISTPL_IDE_LOW_POWER
)
727 printk (" [low power]");
729 if (f2
& CISTPL_IDE_REG_INHIBIT
)
730 printk (" [reg inhibit]");
732 if (f2
& CISTPL_IDE_HAS_INDEX
)
735 if (f2
& CISTPL_IDE_IOIS16
)
736 printk (" [IOis16]");
744 /* ------------------------------------------------------------------------- */
747 #define MAX_IDENT_CHARS 64
748 #define MAX_IDENT_FIELDS 4
750 static u8
*known_cards
[] = {
755 static int identify (volatile u8
*p
)
757 u8 id_str
[MAX_IDENT_CHARS
];
764 return (0); /* Don't know */
769 for (i
=0; i
<=4 && !done
; ++i
, p
+=2) {
770 while ((data
= *p
) != '\0') {
776 if (t
== &id_str
[MAX_IDENT_CHARS
-1]) {
786 while (--t
> id_str
) {
792 printk ("Card ID: %s\n", id_str
);
794 for (card
=known_cards
; *card
; ++card
) {
795 if (strcmp(*card
, id_str
) == 0) { /* found! */
800 return (0); /* don't know */
803 static int __init
mpc8xx_ide_probe(void)
806 u8 idx
[4] = { 0xff, 0xff, 0xff, 0xff };
808 #ifdef IDE0_BASE_OFFSET
809 memset(&hw
, 0, sizeof(hw
));
810 if (!m8xx_ide_init_ports(&hw
, 0)) {
811 ide_hwif_t
*hwif
= ide_find_port();
814 ide_init_port_hw(hwif
, &hw
);
815 hwif
->pio_mask
= ATA_PIO4
;
816 hwif
->port_ops
= &m8xx_port_ops
;
818 idx
[0] = hwif
->index
;
821 #ifdef IDE1_BASE_OFFSET
822 memset(&hw
, 0, sizeof(hw
));
823 if (!m8xx_ide_init_ports(&hw
, 1)) {
824 ide_hwif_t
*mate
= ide_find_port();
827 ide_init_port_hw(mate
, &hw
);
828 mate
->pio_mask
= ATA_PIO4
;
829 mate
->port_ops
= &m8xx_port_ops
;
831 idx
[1] = mate
->index
;
837 ide_device_add(idx
, NULL
);
842 module_init(mpc8xx_ide_probe
);
844 MODULE_LICENSE("GPL");