]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/media/video/mt9m111.c
[media] mt9m111: convert to the control framework
[mirror_ubuntu-artful-kernel.git] / drivers / media / video / mt9m111.c
1 /*
2 * Driver for MT9M111/MT9M112/MT9M131 CMOS Image Sensor from Micron/Aptina
3 *
4 * Copyright (C) 2008, Robert Jarzmik <robert.jarzmik@free.fr>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10 #include <linux/videodev2.h>
11 #include <linux/slab.h>
12 #include <linux/i2c.h>
13 #include <linux/log2.h>
14 #include <linux/gpio.h>
15 #include <linux/delay.h>
16
17 #include <media/soc_camera.h>
18 #include <media/soc_mediabus.h>
19 #include <media/v4l2-common.h>
20 #include <media/v4l2-ctrls.h>
21 #include <media/v4l2-chip-ident.h>
22
23 /*
24 * MT9M111, MT9M112 and MT9M131:
25 * i2c address is 0x48 or 0x5d (depending on SADDR pin)
26 * The platform has to define i2c_board_info and call i2c_register_board_info()
27 */
28
29 /*
30 * Sensor core register addresses (0x000..0x0ff)
31 */
32 #define MT9M111_CHIP_VERSION 0x000
33 #define MT9M111_ROW_START 0x001
34 #define MT9M111_COLUMN_START 0x002
35 #define MT9M111_WINDOW_HEIGHT 0x003
36 #define MT9M111_WINDOW_WIDTH 0x004
37 #define MT9M111_HORIZONTAL_BLANKING_B 0x005
38 #define MT9M111_VERTICAL_BLANKING_B 0x006
39 #define MT9M111_HORIZONTAL_BLANKING_A 0x007
40 #define MT9M111_VERTICAL_BLANKING_A 0x008
41 #define MT9M111_SHUTTER_WIDTH 0x009
42 #define MT9M111_ROW_SPEED 0x00a
43 #define MT9M111_EXTRA_DELAY 0x00b
44 #define MT9M111_SHUTTER_DELAY 0x00c
45 #define MT9M111_RESET 0x00d
46 #define MT9M111_READ_MODE_B 0x020
47 #define MT9M111_READ_MODE_A 0x021
48 #define MT9M111_FLASH_CONTROL 0x023
49 #define MT9M111_GREEN1_GAIN 0x02b
50 #define MT9M111_BLUE_GAIN 0x02c
51 #define MT9M111_RED_GAIN 0x02d
52 #define MT9M111_GREEN2_GAIN 0x02e
53 #define MT9M111_GLOBAL_GAIN 0x02f
54 #define MT9M111_CONTEXT_CONTROL 0x0c8
55 #define MT9M111_PAGE_MAP 0x0f0
56 #define MT9M111_BYTE_WISE_ADDR 0x0f1
57
58 #define MT9M111_RESET_SYNC_CHANGES (1 << 15)
59 #define MT9M111_RESET_RESTART_BAD_FRAME (1 << 9)
60 #define MT9M111_RESET_SHOW_BAD_FRAMES (1 << 8)
61 #define MT9M111_RESET_RESET_SOC (1 << 5)
62 #define MT9M111_RESET_OUTPUT_DISABLE (1 << 4)
63 #define MT9M111_RESET_CHIP_ENABLE (1 << 3)
64 #define MT9M111_RESET_ANALOG_STANDBY (1 << 2)
65 #define MT9M111_RESET_RESTART_FRAME (1 << 1)
66 #define MT9M111_RESET_RESET_MODE (1 << 0)
67
68 #define MT9M111_RM_FULL_POWER_RD (0 << 10)
69 #define MT9M111_RM_LOW_POWER_RD (1 << 10)
70 #define MT9M111_RM_COL_SKIP_4X (1 << 5)
71 #define MT9M111_RM_ROW_SKIP_4X (1 << 4)
72 #define MT9M111_RM_COL_SKIP_2X (1 << 3)
73 #define MT9M111_RM_ROW_SKIP_2X (1 << 2)
74 #define MT9M111_RMB_MIRROR_COLS (1 << 1)
75 #define MT9M111_RMB_MIRROR_ROWS (1 << 0)
76 #define MT9M111_CTXT_CTRL_RESTART (1 << 15)
77 #define MT9M111_CTXT_CTRL_DEFECTCOR_B (1 << 12)
78 #define MT9M111_CTXT_CTRL_RESIZE_B (1 << 10)
79 #define MT9M111_CTXT_CTRL_CTRL2_B (1 << 9)
80 #define MT9M111_CTXT_CTRL_GAMMA_B (1 << 8)
81 #define MT9M111_CTXT_CTRL_XENON_EN (1 << 7)
82 #define MT9M111_CTXT_CTRL_READ_MODE_B (1 << 3)
83 #define MT9M111_CTXT_CTRL_LED_FLASH_EN (1 << 2)
84 #define MT9M111_CTXT_CTRL_VBLANK_SEL_B (1 << 1)
85 #define MT9M111_CTXT_CTRL_HBLANK_SEL_B (1 << 0)
86
87 /*
88 * Colorpipe register addresses (0x100..0x1ff)
89 */
90 #define MT9M111_OPER_MODE_CTRL 0x106
91 #define MT9M111_OUTPUT_FORMAT_CTRL 0x108
92 #define MT9M111_REDUCER_XZOOM_B 0x1a0
93 #define MT9M111_REDUCER_XSIZE_B 0x1a1
94 #define MT9M111_REDUCER_YZOOM_B 0x1a3
95 #define MT9M111_REDUCER_YSIZE_B 0x1a4
96 #define MT9M111_REDUCER_XZOOM_A 0x1a6
97 #define MT9M111_REDUCER_XSIZE_A 0x1a7
98 #define MT9M111_REDUCER_YZOOM_A 0x1a9
99 #define MT9M111_REDUCER_YSIZE_A 0x1aa
100
101 #define MT9M111_OUTPUT_FORMAT_CTRL2_A 0x13a
102 #define MT9M111_OUTPUT_FORMAT_CTRL2_B 0x19b
103
104 #define MT9M111_OPMODE_AUTOEXPO_EN (1 << 14)
105 #define MT9M111_OPMODE_AUTOWHITEBAL_EN (1 << 1)
106 #define MT9M111_OUTFMT_FLIP_BAYER_COL (1 << 9)
107 #define MT9M111_OUTFMT_FLIP_BAYER_ROW (1 << 8)
108 #define MT9M111_OUTFMT_PROCESSED_BAYER (1 << 14)
109 #define MT9M111_OUTFMT_BYPASS_IFP (1 << 10)
110 #define MT9M111_OUTFMT_INV_PIX_CLOCK (1 << 9)
111 #define MT9M111_OUTFMT_RGB (1 << 8)
112 #define MT9M111_OUTFMT_RGB565 (0 << 6)
113 #define MT9M111_OUTFMT_RGB555 (1 << 6)
114 #define MT9M111_OUTFMT_RGB444x (2 << 6)
115 #define MT9M111_OUTFMT_RGBx444 (3 << 6)
116 #define MT9M111_OUTFMT_TST_RAMP_OFF (0 << 4)
117 #define MT9M111_OUTFMT_TST_RAMP_COL (1 << 4)
118 #define MT9M111_OUTFMT_TST_RAMP_ROW (2 << 4)
119 #define MT9M111_OUTFMT_TST_RAMP_FRAME (3 << 4)
120 #define MT9M111_OUTFMT_SHIFT_3_UP (1 << 3)
121 #define MT9M111_OUTFMT_AVG_CHROMA (1 << 2)
122 #define MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN (1 << 1)
123 #define MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B (1 << 0)
124
125 /*
126 * Camera control register addresses (0x200..0x2ff not implemented)
127 */
128
129 #define reg_read(reg) mt9m111_reg_read(client, MT9M111_##reg)
130 #define reg_write(reg, val) mt9m111_reg_write(client, MT9M111_##reg, (val))
131 #define reg_set(reg, val) mt9m111_reg_set(client, MT9M111_##reg, (val))
132 #define reg_clear(reg, val) mt9m111_reg_clear(client, MT9M111_##reg, (val))
133 #define reg_mask(reg, val, mask) mt9m111_reg_mask(client, MT9M111_##reg, \
134 (val), (mask))
135
136 #define MT9M111_MIN_DARK_ROWS 8
137 #define MT9M111_MIN_DARK_COLS 26
138 #define MT9M111_MAX_HEIGHT 1024
139 #define MT9M111_MAX_WIDTH 1280
140
141 /* MT9M111 has only one fixed colorspace per pixelcode */
142 struct mt9m111_datafmt {
143 enum v4l2_mbus_pixelcode code;
144 enum v4l2_colorspace colorspace;
145 };
146
147 /* Find a data format by a pixel code in an array */
148 static const struct mt9m111_datafmt *mt9m111_find_datafmt(
149 enum v4l2_mbus_pixelcode code, const struct mt9m111_datafmt *fmt,
150 int n)
151 {
152 int i;
153 for (i = 0; i < n; i++)
154 if (fmt[i].code == code)
155 return fmt + i;
156
157 return NULL;
158 }
159
160 static const struct mt9m111_datafmt mt9m111_colour_fmts[] = {
161 {V4L2_MBUS_FMT_YUYV8_2X8, V4L2_COLORSPACE_JPEG},
162 {V4L2_MBUS_FMT_YVYU8_2X8, V4L2_COLORSPACE_JPEG},
163 {V4L2_MBUS_FMT_UYVY8_2X8, V4L2_COLORSPACE_JPEG},
164 {V4L2_MBUS_FMT_VYUY8_2X8, V4L2_COLORSPACE_JPEG},
165 {V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
166 {V4L2_MBUS_FMT_RGB555_2X8_PADHI_BE, V4L2_COLORSPACE_SRGB},
167 {V4L2_MBUS_FMT_RGB565_2X8_LE, V4L2_COLORSPACE_SRGB},
168 {V4L2_MBUS_FMT_RGB565_2X8_BE, V4L2_COLORSPACE_SRGB},
169 {V4L2_MBUS_FMT_BGR565_2X8_LE, V4L2_COLORSPACE_SRGB},
170 {V4L2_MBUS_FMT_BGR565_2X8_BE, V4L2_COLORSPACE_SRGB},
171 {V4L2_MBUS_FMT_SBGGR8_1X8, V4L2_COLORSPACE_SRGB},
172 {V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE, V4L2_COLORSPACE_SRGB},
173 };
174
175 enum mt9m111_context {
176 HIGHPOWER = 0,
177 LOWPOWER,
178 };
179
180 struct mt9m111 {
181 struct v4l2_subdev subdev;
182 struct v4l2_ctrl_handler hdl;
183 struct v4l2_ctrl *gain;
184 int model; /* V4L2_IDENT_MT9M111 or V4L2_IDENT_MT9M112 code
185 * from v4l2-chip-ident.h */
186 enum mt9m111_context context;
187 struct v4l2_rect rect;
188 struct mutex power_lock; /* lock to protect power_count */
189 int power_count;
190 const struct mt9m111_datafmt *fmt;
191 int lastpage; /* PageMap cache value */
192 unsigned char datawidth;
193 unsigned int powered:1;
194 };
195
196 static struct mt9m111 *to_mt9m111(const struct i2c_client *client)
197 {
198 return container_of(i2c_get_clientdata(client), struct mt9m111, subdev);
199 }
200
201 static int reg_page_map_set(struct i2c_client *client, const u16 reg)
202 {
203 int ret;
204 u16 page;
205 struct mt9m111 *mt9m111 = to_mt9m111(client);
206
207 page = (reg >> 8);
208 if (page == mt9m111->lastpage)
209 return 0;
210 if (page > 2)
211 return -EINVAL;
212
213 ret = i2c_smbus_write_word_data(client, MT9M111_PAGE_MAP, swab16(page));
214 if (!ret)
215 mt9m111->lastpage = page;
216 return ret;
217 }
218
219 static int mt9m111_reg_read(struct i2c_client *client, const u16 reg)
220 {
221 int ret;
222
223 ret = reg_page_map_set(client, reg);
224 if (!ret)
225 ret = swab16(i2c_smbus_read_word_data(client, reg & 0xff));
226
227 dev_dbg(&client->dev, "read reg.%03x -> %04x\n", reg, ret);
228 return ret;
229 }
230
231 static int mt9m111_reg_write(struct i2c_client *client, const u16 reg,
232 const u16 data)
233 {
234 int ret;
235
236 ret = reg_page_map_set(client, reg);
237 if (!ret)
238 ret = i2c_smbus_write_word_data(client, reg & 0xff,
239 swab16(data));
240 dev_dbg(&client->dev, "write reg.%03x = %04x -> %d\n", reg, data, ret);
241 return ret;
242 }
243
244 static int mt9m111_reg_set(struct i2c_client *client, const u16 reg,
245 const u16 data)
246 {
247 int ret;
248
249 ret = mt9m111_reg_read(client, reg);
250 if (ret >= 0)
251 ret = mt9m111_reg_write(client, reg, ret | data);
252 return ret;
253 }
254
255 static int mt9m111_reg_clear(struct i2c_client *client, const u16 reg,
256 const u16 data)
257 {
258 int ret;
259
260 ret = mt9m111_reg_read(client, reg);
261 if (ret >= 0)
262 ret = mt9m111_reg_write(client, reg, ret & ~data);
263 return ret;
264 }
265
266 static int mt9m111_reg_mask(struct i2c_client *client, const u16 reg,
267 const u16 data, const u16 mask)
268 {
269 int ret;
270
271 ret = mt9m111_reg_read(client, reg);
272 if (ret >= 0)
273 ret = mt9m111_reg_write(client, reg, (ret & ~mask) | data);
274 return ret;
275 }
276
277 static int mt9m111_set_context(struct mt9m111 *mt9m111,
278 enum mt9m111_context ctxt)
279 {
280 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
281 int valB = MT9M111_CTXT_CTRL_RESTART | MT9M111_CTXT_CTRL_DEFECTCOR_B
282 | MT9M111_CTXT_CTRL_RESIZE_B | MT9M111_CTXT_CTRL_CTRL2_B
283 | MT9M111_CTXT_CTRL_GAMMA_B | MT9M111_CTXT_CTRL_READ_MODE_B
284 | MT9M111_CTXT_CTRL_VBLANK_SEL_B
285 | MT9M111_CTXT_CTRL_HBLANK_SEL_B;
286 int valA = MT9M111_CTXT_CTRL_RESTART;
287
288 if (ctxt == HIGHPOWER)
289 return reg_write(CONTEXT_CONTROL, valB);
290 else
291 return reg_write(CONTEXT_CONTROL, valA);
292 }
293
294 static int mt9m111_setup_rect(struct mt9m111 *mt9m111,
295 struct v4l2_rect *rect)
296 {
297 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
298 int ret, is_raw_format;
299 int width = rect->width;
300 int height = rect->height;
301
302 if (mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
303 mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE)
304 is_raw_format = 1;
305 else
306 is_raw_format = 0;
307
308 ret = reg_write(COLUMN_START, rect->left);
309 if (!ret)
310 ret = reg_write(ROW_START, rect->top);
311
312 if (is_raw_format) {
313 if (!ret)
314 ret = reg_write(WINDOW_WIDTH, width);
315 if (!ret)
316 ret = reg_write(WINDOW_HEIGHT, height);
317 } else {
318 if (!ret)
319 ret = reg_write(REDUCER_XZOOM_B, MT9M111_MAX_WIDTH);
320 if (!ret)
321 ret = reg_write(REDUCER_YZOOM_B, MT9M111_MAX_HEIGHT);
322 if (!ret)
323 ret = reg_write(REDUCER_XSIZE_B, width);
324 if (!ret)
325 ret = reg_write(REDUCER_YSIZE_B, height);
326 if (!ret)
327 ret = reg_write(REDUCER_XZOOM_A, MT9M111_MAX_WIDTH);
328 if (!ret)
329 ret = reg_write(REDUCER_YZOOM_A, MT9M111_MAX_HEIGHT);
330 if (!ret)
331 ret = reg_write(REDUCER_XSIZE_A, width);
332 if (!ret)
333 ret = reg_write(REDUCER_YSIZE_A, height);
334 }
335
336 return ret;
337 }
338
339 static int mt9m111_enable(struct mt9m111 *mt9m111)
340 {
341 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
342 int ret;
343
344 ret = reg_set(RESET, MT9M111_RESET_CHIP_ENABLE);
345 if (!ret)
346 mt9m111->powered = 1;
347 return ret;
348 }
349
350 static int mt9m111_reset(struct mt9m111 *mt9m111)
351 {
352 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
353 int ret;
354
355 ret = reg_set(RESET, MT9M111_RESET_RESET_MODE);
356 if (!ret)
357 ret = reg_set(RESET, MT9M111_RESET_RESET_SOC);
358 if (!ret)
359 ret = reg_clear(RESET, MT9M111_RESET_RESET_MODE
360 | MT9M111_RESET_RESET_SOC);
361
362 return ret;
363 }
364
365 static int mt9m111_make_rect(struct mt9m111 *mt9m111,
366 struct v4l2_rect *rect)
367 {
368 if (mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
369 mt9m111->fmt->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE) {
370 /* Bayer format - even size lengths */
371 rect->width = ALIGN(rect->width, 2);
372 rect->height = ALIGN(rect->height, 2);
373 /* Let the user play with the starting pixel */
374 }
375
376 /* FIXME: the datasheet doesn't specify minimum sizes */
377 soc_camera_limit_side(&rect->left, &rect->width,
378 MT9M111_MIN_DARK_COLS, 2, MT9M111_MAX_WIDTH);
379
380 soc_camera_limit_side(&rect->top, &rect->height,
381 MT9M111_MIN_DARK_ROWS, 2, MT9M111_MAX_HEIGHT);
382
383 return mt9m111_setup_rect(mt9m111, rect);
384 }
385
386 static int mt9m111_s_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
387 {
388 struct v4l2_rect rect = a->c;
389 struct i2c_client *client = v4l2_get_subdevdata(sd);
390 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
391 int ret;
392
393 dev_dbg(&client->dev, "%s left=%d, top=%d, width=%d, height=%d\n",
394 __func__, rect.left, rect.top, rect.width, rect.height);
395
396 if (a->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
397 return -EINVAL;
398
399 ret = mt9m111_make_rect(mt9m111, &rect);
400 if (!ret)
401 mt9m111->rect = rect;
402 return ret;
403 }
404
405 static int mt9m111_g_crop(struct v4l2_subdev *sd, struct v4l2_crop *a)
406 {
407 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
408
409 a->c = mt9m111->rect;
410 a->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
411
412 return 0;
413 }
414
415 static int mt9m111_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
416 {
417 if (a->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
418 return -EINVAL;
419
420 a->bounds.left = MT9M111_MIN_DARK_COLS;
421 a->bounds.top = MT9M111_MIN_DARK_ROWS;
422 a->bounds.width = MT9M111_MAX_WIDTH;
423 a->bounds.height = MT9M111_MAX_HEIGHT;
424 a->defrect = a->bounds;
425 a->pixelaspect.numerator = 1;
426 a->pixelaspect.denominator = 1;
427
428 return 0;
429 }
430
431 static int mt9m111_g_fmt(struct v4l2_subdev *sd,
432 struct v4l2_mbus_framefmt *mf)
433 {
434 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
435
436 mf->width = mt9m111->rect.width;
437 mf->height = mt9m111->rect.height;
438 mf->code = mt9m111->fmt->code;
439 mf->colorspace = mt9m111->fmt->colorspace;
440 mf->field = V4L2_FIELD_NONE;
441
442 return 0;
443 }
444
445 static int mt9m111_set_pixfmt(struct mt9m111 *mt9m111,
446 enum v4l2_mbus_pixelcode code)
447 {
448 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
449 u16 data_outfmt2, mask_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER |
450 MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB |
451 MT9M111_OUTFMT_RGB565 | MT9M111_OUTFMT_RGB555 |
452 MT9M111_OUTFMT_RGB444x | MT9M111_OUTFMT_RGBx444 |
453 MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
454 MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
455 int ret;
456
457 switch (code) {
458 case V4L2_MBUS_FMT_SBGGR8_1X8:
459 data_outfmt2 = MT9M111_OUTFMT_PROCESSED_BAYER |
460 MT9M111_OUTFMT_RGB;
461 break;
462 case V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE:
463 data_outfmt2 = MT9M111_OUTFMT_BYPASS_IFP | MT9M111_OUTFMT_RGB;
464 break;
465 case V4L2_MBUS_FMT_RGB555_2X8_PADHI_LE:
466 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555 |
467 MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
468 break;
469 case V4L2_MBUS_FMT_RGB555_2X8_PADHI_BE:
470 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB555;
471 break;
472 case V4L2_MBUS_FMT_RGB565_2X8_LE:
473 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
474 MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
475 break;
476 case V4L2_MBUS_FMT_RGB565_2X8_BE:
477 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565;
478 break;
479 case V4L2_MBUS_FMT_BGR565_2X8_BE:
480 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
481 MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
482 break;
483 case V4L2_MBUS_FMT_BGR565_2X8_LE:
484 data_outfmt2 = MT9M111_OUTFMT_RGB | MT9M111_OUTFMT_RGB565 |
485 MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
486 MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
487 break;
488 case V4L2_MBUS_FMT_UYVY8_2X8:
489 data_outfmt2 = 0;
490 break;
491 case V4L2_MBUS_FMT_VYUY8_2X8:
492 data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
493 break;
494 case V4L2_MBUS_FMT_YUYV8_2X8:
495 data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN;
496 break;
497 case V4L2_MBUS_FMT_YVYU8_2X8:
498 data_outfmt2 = MT9M111_OUTFMT_SWAP_YCbCr_C_Y_RGB_EVEN |
499 MT9M111_OUTFMT_SWAP_YCbCr_Cb_Cr_RGB_R_B;
500 break;
501 default:
502 dev_err(&client->dev, "Pixel format not handled: %x\n", code);
503 return -EINVAL;
504 }
505
506 ret = reg_mask(OUTPUT_FORMAT_CTRL2_A, data_outfmt2,
507 mask_outfmt2);
508 if (!ret)
509 ret = reg_mask(OUTPUT_FORMAT_CTRL2_B, data_outfmt2,
510 mask_outfmt2);
511
512 return ret;
513 }
514
515 static int mt9m111_s_fmt(struct v4l2_subdev *sd,
516 struct v4l2_mbus_framefmt *mf)
517 {
518 struct i2c_client *client = v4l2_get_subdevdata(sd);
519 const struct mt9m111_datafmt *fmt;
520 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
521 struct v4l2_rect rect = {
522 .left = mt9m111->rect.left,
523 .top = mt9m111->rect.top,
524 .width = mf->width,
525 .height = mf->height,
526 };
527 int ret;
528
529 fmt = mt9m111_find_datafmt(mf->code, mt9m111_colour_fmts,
530 ARRAY_SIZE(mt9m111_colour_fmts));
531 if (!fmt)
532 return -EINVAL;
533
534 dev_dbg(&client->dev,
535 "%s code=%x left=%d, top=%d, width=%d, height=%d\n", __func__,
536 mf->code, rect.left, rect.top, rect.width, rect.height);
537
538 ret = mt9m111_make_rect(mt9m111, &rect);
539 if (!ret)
540 ret = mt9m111_set_pixfmt(mt9m111, mf->code);
541 if (!ret) {
542 mt9m111->rect = rect;
543 mt9m111->fmt = fmt;
544 mf->colorspace = fmt->colorspace;
545 }
546
547 return ret;
548 }
549
550 static int mt9m111_try_fmt(struct v4l2_subdev *sd,
551 struct v4l2_mbus_framefmt *mf)
552 {
553 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
554 const struct mt9m111_datafmt *fmt;
555 bool bayer = mf->code == V4L2_MBUS_FMT_SBGGR8_1X8 ||
556 mf->code == V4L2_MBUS_FMT_SBGGR10_2X8_PADHI_LE;
557
558 fmt = mt9m111_find_datafmt(mf->code, mt9m111_colour_fmts,
559 ARRAY_SIZE(mt9m111_colour_fmts));
560 if (!fmt) {
561 fmt = mt9m111->fmt;
562 mf->code = fmt->code;
563 }
564
565 /*
566 * With Bayer format enforce even side lengths, but let the user play
567 * with the starting pixel
568 */
569
570 if (mf->height > MT9M111_MAX_HEIGHT)
571 mf->height = MT9M111_MAX_HEIGHT;
572 else if (mf->height < 2)
573 mf->height = 2;
574 else if (bayer)
575 mf->height = ALIGN(mf->height, 2);
576
577 if (mf->width > MT9M111_MAX_WIDTH)
578 mf->width = MT9M111_MAX_WIDTH;
579 else if (mf->width < 2)
580 mf->width = 2;
581 else if (bayer)
582 mf->width = ALIGN(mf->width, 2);
583
584 mf->colorspace = fmt->colorspace;
585
586 return 0;
587 }
588
589 static int mt9m111_g_chip_ident(struct v4l2_subdev *sd,
590 struct v4l2_dbg_chip_ident *id)
591 {
592 struct i2c_client *client = v4l2_get_subdevdata(sd);
593 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
594
595 if (id->match.type != V4L2_CHIP_MATCH_I2C_ADDR)
596 return -EINVAL;
597
598 if (id->match.addr != client->addr)
599 return -ENODEV;
600
601 id->ident = mt9m111->model;
602 id->revision = 0;
603
604 return 0;
605 }
606
607 #ifdef CONFIG_VIDEO_ADV_DEBUG
608 static int mt9m111_g_register(struct v4l2_subdev *sd,
609 struct v4l2_dbg_register *reg)
610 {
611 struct i2c_client *client = v4l2_get_subdevdata(sd);
612 int val;
613
614 if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff)
615 return -EINVAL;
616 if (reg->match.addr != client->addr)
617 return -ENODEV;
618
619 val = mt9m111_reg_read(client, reg->reg);
620 reg->size = 2;
621 reg->val = (u64)val;
622
623 if (reg->val > 0xffff)
624 return -EIO;
625
626 return 0;
627 }
628
629 static int mt9m111_s_register(struct v4l2_subdev *sd,
630 struct v4l2_dbg_register *reg)
631 {
632 struct i2c_client *client = v4l2_get_subdevdata(sd);
633
634 if (reg->match.type != V4L2_CHIP_MATCH_I2C_ADDR || reg->reg > 0x2ff)
635 return -EINVAL;
636
637 if (reg->match.addr != client->addr)
638 return -ENODEV;
639
640 if (mt9m111_reg_write(client, reg->reg, reg->val) < 0)
641 return -EIO;
642
643 return 0;
644 }
645 #endif
646
647 static int mt9m111_set_flip(struct mt9m111 *mt9m111, int flip, int mask)
648 {
649 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
650 int ret;
651
652 if (mt9m111->context == HIGHPOWER) {
653 if (flip)
654 ret = reg_set(READ_MODE_B, mask);
655 else
656 ret = reg_clear(READ_MODE_B, mask);
657 } else {
658 if (flip)
659 ret = reg_set(READ_MODE_A, mask);
660 else
661 ret = reg_clear(READ_MODE_A, mask);
662 }
663
664 return ret;
665 }
666
667 static int mt9m111_get_global_gain(struct mt9m111 *mt9m111)
668 {
669 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
670 int data;
671
672 data = reg_read(GLOBAL_GAIN);
673 if (data >= 0)
674 return (data & 0x2f) * (1 << ((data >> 10) & 1)) *
675 (1 << ((data >> 9) & 1));
676 return data;
677 }
678
679 static int mt9m111_set_global_gain(struct mt9m111 *mt9m111, int gain)
680 {
681 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
682 u16 val;
683
684 if (gain > 63 * 2 * 2)
685 return -EINVAL;
686
687 if ((gain >= 64 * 2) && (gain < 63 * 2 * 2))
688 val = (1 << 10) | (1 << 9) | (gain / 4);
689 else if ((gain >= 64) && (gain < 64 * 2))
690 val = (1 << 9) | (gain / 2);
691 else
692 val = gain;
693
694 return reg_write(GLOBAL_GAIN, val);
695 }
696
697 static int mt9m111_set_autoexposure(struct mt9m111 *mt9m111, int on)
698 {
699 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
700
701 if (on)
702 return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
703 return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOEXPO_EN);
704 }
705
706 static int mt9m111_set_autowhitebalance(struct mt9m111 *mt9m111, int on)
707 {
708 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
709
710 if (on)
711 return reg_set(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
712 return reg_clear(OPER_MODE_CTRL, MT9M111_OPMODE_AUTOWHITEBAL_EN);
713 }
714
715 static int mt9m111_s_ctrl(struct v4l2_ctrl *ctrl)
716 {
717 struct mt9m111 *mt9m111 = container_of(ctrl->handler,
718 struct mt9m111, hdl);
719
720 switch (ctrl->id) {
721 case V4L2_CID_VFLIP:
722 return mt9m111_set_flip(mt9m111, ctrl->val,
723 MT9M111_RMB_MIRROR_ROWS);
724 case V4L2_CID_HFLIP:
725 return mt9m111_set_flip(mt9m111, ctrl->val,
726 MT9M111_RMB_MIRROR_COLS);
727 case V4L2_CID_GAIN:
728 return mt9m111_set_global_gain(mt9m111, ctrl->val);
729 case V4L2_CID_EXPOSURE_AUTO:
730 return mt9m111_set_autoexposure(mt9m111, ctrl->val);
731 case V4L2_CID_AUTO_WHITE_BALANCE:
732 return mt9m111_set_autowhitebalance(mt9m111, ctrl->val);
733 }
734
735 return -EINVAL;
736 }
737
738 static int mt9m111_suspend(struct mt9m111 *mt9m111)
739 {
740 v4l2_ctrl_s_ctrl(mt9m111->gain, mt9m111_get_global_gain(mt9m111));
741
742 return 0;
743 }
744
745 static void mt9m111_restore_state(struct mt9m111 *mt9m111)
746 {
747 mt9m111_set_context(mt9m111, mt9m111->context);
748 mt9m111_set_pixfmt(mt9m111, mt9m111->fmt->code);
749 mt9m111_setup_rect(mt9m111, &mt9m111->rect);
750 v4l2_ctrl_handler_setup(&mt9m111->hdl);
751 }
752
753 static int mt9m111_resume(struct mt9m111 *mt9m111)
754 {
755 int ret = 0;
756
757 if (mt9m111->powered) {
758 ret = mt9m111_enable(mt9m111);
759 if (!ret)
760 ret = mt9m111_reset(mt9m111);
761 if (!ret)
762 mt9m111_restore_state(mt9m111);
763 }
764 return ret;
765 }
766
767 static int mt9m111_init(struct mt9m111 *mt9m111)
768 {
769 struct i2c_client *client = v4l2_get_subdevdata(&mt9m111->subdev);
770 int ret;
771
772 mt9m111->context = HIGHPOWER;
773 ret = mt9m111_enable(mt9m111);
774 if (!ret)
775 ret = mt9m111_reset(mt9m111);
776 if (!ret)
777 ret = mt9m111_set_context(mt9m111, mt9m111->context);
778 if (ret)
779 dev_err(&client->dev, "mt9m111 init failed: %d\n", ret);
780 return ret;
781 }
782
783 /*
784 * Interface active, can use i2c. If it fails, it can indeed mean, that
785 * this wasn't our capture interface, so, we wait for the right one
786 */
787 static int mt9m111_video_probe(struct soc_camera_device *icd,
788 struct i2c_client *client)
789 {
790 struct mt9m111 *mt9m111 = to_mt9m111(client);
791 s32 data;
792 int ret;
793
794 /* We must have a parent by now. And it cannot be a wrong one. */
795 BUG_ON(!icd->parent ||
796 to_soc_camera_host(icd->parent)->nr != icd->iface);
797
798 mt9m111->lastpage = -1;
799
800 data = reg_read(CHIP_VERSION);
801
802 switch (data) {
803 case 0x143a: /* MT9M111 or MT9M131 */
804 mt9m111->model = V4L2_IDENT_MT9M111;
805 dev_info(&client->dev,
806 "Detected a MT9M111/MT9M131 chip ID %x\n", data);
807 break;
808 case 0x148c: /* MT9M112 */
809 mt9m111->model = V4L2_IDENT_MT9M112;
810 dev_info(&client->dev, "Detected a MT9M112 chip ID %x\n", data);
811 break;
812 default:
813 dev_err(&client->dev,
814 "No MT9M111/MT9M112/MT9M131 chip detected register read %x\n",
815 data);
816 return -ENODEV;
817 }
818
819 ret = mt9m111_init(mt9m111);
820 if (ret)
821 return ret;
822 return v4l2_ctrl_handler_setup(&mt9m111->hdl);
823 }
824
825 static int mt9m111_s_power(struct v4l2_subdev *sd, int on)
826 {
827 struct mt9m111 *mt9m111 = container_of(sd, struct mt9m111, subdev);
828 struct i2c_client *client = v4l2_get_subdevdata(sd);
829 int ret = 0;
830
831 mutex_lock(&mt9m111->power_lock);
832
833 /*
834 * If the power count is modified from 0 to != 0 or from != 0 to 0,
835 * update the power state.
836 */
837 if (mt9m111->power_count == !on) {
838 if (on) {
839 ret = mt9m111_resume(mt9m111);
840 if (ret) {
841 dev_err(&client->dev,
842 "Failed to resume the sensor: %d\n", ret);
843 goto out;
844 }
845 } else {
846 mt9m111_suspend(mt9m111);
847 }
848 }
849
850 /* Update the power count. */
851 mt9m111->power_count += on ? 1 : -1;
852 WARN_ON(mt9m111->power_count < 0);
853
854 out:
855 mutex_unlock(&mt9m111->power_lock);
856 return ret;
857 }
858
859 static const struct v4l2_ctrl_ops mt9m111_ctrl_ops = {
860 .s_ctrl = mt9m111_s_ctrl,
861 };
862
863 static struct v4l2_subdev_core_ops mt9m111_subdev_core_ops = {
864 .g_chip_ident = mt9m111_g_chip_ident,
865 .s_power = mt9m111_s_power,
866 #ifdef CONFIG_VIDEO_ADV_DEBUG
867 .g_register = mt9m111_g_register,
868 .s_register = mt9m111_s_register,
869 #endif
870 };
871
872 static int mt9m111_enum_fmt(struct v4l2_subdev *sd, unsigned int index,
873 enum v4l2_mbus_pixelcode *code)
874 {
875 if (index >= ARRAY_SIZE(mt9m111_colour_fmts))
876 return -EINVAL;
877
878 *code = mt9m111_colour_fmts[index].code;
879 return 0;
880 }
881
882 static int mt9m111_g_mbus_config(struct v4l2_subdev *sd,
883 struct v4l2_mbus_config *cfg)
884 {
885 struct i2c_client *client = v4l2_get_subdevdata(sd);
886 struct soc_camera_device *icd = client->dev.platform_data;
887 struct soc_camera_link *icl = to_soc_camera_link(icd);
888
889 cfg->flags = V4L2_MBUS_MASTER | V4L2_MBUS_PCLK_SAMPLE_RISING |
890 V4L2_MBUS_HSYNC_ACTIVE_HIGH | V4L2_MBUS_VSYNC_ACTIVE_HIGH |
891 V4L2_MBUS_DATA_ACTIVE_HIGH;
892 cfg->type = V4L2_MBUS_PARALLEL;
893 cfg->flags = soc_camera_apply_board_flags(icl, cfg);
894
895 return 0;
896 }
897
898 static struct v4l2_subdev_video_ops mt9m111_subdev_video_ops = {
899 .s_mbus_fmt = mt9m111_s_fmt,
900 .g_mbus_fmt = mt9m111_g_fmt,
901 .try_mbus_fmt = mt9m111_try_fmt,
902 .s_crop = mt9m111_s_crop,
903 .g_crop = mt9m111_g_crop,
904 .cropcap = mt9m111_cropcap,
905 .enum_mbus_fmt = mt9m111_enum_fmt,
906 .g_mbus_config = mt9m111_g_mbus_config,
907 };
908
909 static struct v4l2_subdev_ops mt9m111_subdev_ops = {
910 .core = &mt9m111_subdev_core_ops,
911 .video = &mt9m111_subdev_video_ops,
912 };
913
914 static int mt9m111_probe(struct i2c_client *client,
915 const struct i2c_device_id *did)
916 {
917 struct mt9m111 *mt9m111;
918 struct soc_camera_device *icd = client->dev.platform_data;
919 struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
920 struct soc_camera_link *icl;
921 int ret;
922
923 if (!icd) {
924 dev_err(&client->dev, "mt9m111: soc-camera data missing!\n");
925 return -EINVAL;
926 }
927
928 icl = to_soc_camera_link(icd);
929 if (!icl) {
930 dev_err(&client->dev, "mt9m111: driver needs platform data\n");
931 return -EINVAL;
932 }
933
934 if (!i2c_check_functionality(adapter, I2C_FUNC_SMBUS_WORD_DATA)) {
935 dev_warn(&adapter->dev,
936 "I2C-Adapter doesn't support I2C_FUNC_SMBUS_WORD\n");
937 return -EIO;
938 }
939
940 mt9m111 = kzalloc(sizeof(struct mt9m111), GFP_KERNEL);
941 if (!mt9m111)
942 return -ENOMEM;
943
944 v4l2_i2c_subdev_init(&mt9m111->subdev, client, &mt9m111_subdev_ops);
945 v4l2_ctrl_handler_init(&mt9m111->hdl, 5);
946 v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
947 V4L2_CID_VFLIP, 0, 1, 1, 0);
948 v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
949 V4L2_CID_HFLIP, 0, 1, 1, 0);
950 v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
951 V4L2_CID_AUTO_WHITE_BALANCE, 0, 1, 1, 1);
952 mt9m111->gain = v4l2_ctrl_new_std(&mt9m111->hdl, &mt9m111_ctrl_ops,
953 V4L2_CID_GAIN, 0, 63 * 2 * 2, 1, 32);
954 v4l2_ctrl_new_std_menu(&mt9m111->hdl,
955 &mt9m111_ctrl_ops, V4L2_CID_EXPOSURE_AUTO, 1, 0,
956 V4L2_EXPOSURE_AUTO);
957 mt9m111->subdev.ctrl_handler = &mt9m111->hdl;
958 if (mt9m111->hdl.error) {
959 int err = mt9m111->hdl.error;
960
961 kfree(mt9m111);
962 return err;
963 }
964
965 /* Second stage probe - when a capture adapter is there */
966 mt9m111->rect.left = MT9M111_MIN_DARK_COLS;
967 mt9m111->rect.top = MT9M111_MIN_DARK_ROWS;
968 mt9m111->rect.width = MT9M111_MAX_WIDTH;
969 mt9m111->rect.height = MT9M111_MAX_HEIGHT;
970 mt9m111->fmt = &mt9m111_colour_fmts[0];
971
972 ret = mt9m111_video_probe(icd, client);
973 if (ret) {
974 v4l2_ctrl_handler_free(&mt9m111->hdl);
975 kfree(mt9m111);
976 }
977
978 return ret;
979 }
980
981 static int mt9m111_remove(struct i2c_client *client)
982 {
983 struct mt9m111 *mt9m111 = to_mt9m111(client);
984
985 v4l2_device_unregister_subdev(&mt9m111->subdev);
986 v4l2_ctrl_handler_free(&mt9m111->hdl);
987 kfree(mt9m111);
988
989 return 0;
990 }
991
992 static const struct i2c_device_id mt9m111_id[] = {
993 { "mt9m111", 0 },
994 { }
995 };
996 MODULE_DEVICE_TABLE(i2c, mt9m111_id);
997
998 static struct i2c_driver mt9m111_i2c_driver = {
999 .driver = {
1000 .name = "mt9m111",
1001 },
1002 .probe = mt9m111_probe,
1003 .remove = mt9m111_remove,
1004 .id_table = mt9m111_id,
1005 };
1006
1007 static int __init mt9m111_mod_init(void)
1008 {
1009 return i2c_add_driver(&mt9m111_i2c_driver);
1010 }
1011
1012 static void __exit mt9m111_mod_exit(void)
1013 {
1014 i2c_del_driver(&mt9m111_i2c_driver);
1015 }
1016
1017 module_init(mt9m111_mod_init);
1018 module_exit(mt9m111_mod_exit);
1019
1020 MODULE_DESCRIPTION("Micron/Aptina MT9M111/MT9M112/MT9M131 Camera driver");
1021 MODULE_AUTHOR("Robert Jarzmik");
1022 MODULE_LICENSE("GPL");