]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/mmc/host/mtk-sd.c
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Revert "phy dp83867: Fix compilation with CONFIG_OF_MDIO=m"
[mirror_ubuntu-artful-kernel.git] / drivers / mmc / host / mtk-sd.c
1 /*
2 * Copyright (c) 2014-2015 MediaTek Inc.
3 * Author: Chaotian.Jing <chaotian.jing@mediatek.com>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 */
14
15 #include <linux/module.h>
16 #include <linux/clk.h>
17 #include <linux/delay.h>
18 #include <linux/dma-mapping.h>
19 #include <linux/ioport.h>
20 #include <linux/irq.h>
21 #include <linux/of_address.h>
22 #include <linux/of_irq.h>
23 #include <linux/of_gpio.h>
24 #include <linux/pinctrl/consumer.h>
25 #include <linux/platform_device.h>
26 #include <linux/pm.h>
27 #include <linux/pm_runtime.h>
28 #include <linux/regulator/consumer.h>
29 #include <linux/slab.h>
30 #include <linux/spinlock.h>
31
32 #include <linux/mmc/card.h>
33 #include <linux/mmc/core.h>
34 #include <linux/mmc/host.h>
35 #include <linux/mmc/mmc.h>
36 #include <linux/mmc/sd.h>
37 #include <linux/mmc/sdio.h>
38 #include <linux/mmc/slot-gpio.h>
39
40 #define MAX_BD_NUM 1024
41
42 /*--------------------------------------------------------------------------*/
43 /* Common Definition */
44 /*--------------------------------------------------------------------------*/
45 #define MSDC_BUS_1BITS 0x0
46 #define MSDC_BUS_4BITS 0x1
47 #define MSDC_BUS_8BITS 0x2
48
49 #define MSDC_BURST_64B 0x6
50
51 /*--------------------------------------------------------------------------*/
52 /* Register Offset */
53 /*--------------------------------------------------------------------------*/
54 #define MSDC_CFG 0x0
55 #define MSDC_IOCON 0x04
56 #define MSDC_PS 0x08
57 #define MSDC_INT 0x0c
58 #define MSDC_INTEN 0x10
59 #define MSDC_FIFOCS 0x14
60 #define SDC_CFG 0x30
61 #define SDC_CMD 0x34
62 #define SDC_ARG 0x38
63 #define SDC_STS 0x3c
64 #define SDC_RESP0 0x40
65 #define SDC_RESP1 0x44
66 #define SDC_RESP2 0x48
67 #define SDC_RESP3 0x4c
68 #define SDC_BLK_NUM 0x50
69 #define EMMC_IOCON 0x7c
70 #define SDC_ACMD_RESP 0x80
71 #define MSDC_DMA_SA 0x90
72 #define MSDC_DMA_CTRL 0x98
73 #define MSDC_DMA_CFG 0x9c
74 #define MSDC_PATCH_BIT 0xb0
75 #define MSDC_PATCH_BIT1 0xb4
76 #define MSDC_PAD_TUNE 0xec
77 #define PAD_DS_TUNE 0x188
78 #define EMMC50_CFG0 0x208
79
80 /*--------------------------------------------------------------------------*/
81 /* Register Mask */
82 /*--------------------------------------------------------------------------*/
83
84 /* MSDC_CFG mask */
85 #define MSDC_CFG_MODE (0x1 << 0) /* RW */
86 #define MSDC_CFG_CKPDN (0x1 << 1) /* RW */
87 #define MSDC_CFG_RST (0x1 << 2) /* RW */
88 #define MSDC_CFG_PIO (0x1 << 3) /* RW */
89 #define MSDC_CFG_CKDRVEN (0x1 << 4) /* RW */
90 #define MSDC_CFG_BV18SDT (0x1 << 5) /* RW */
91 #define MSDC_CFG_BV18PSS (0x1 << 6) /* R */
92 #define MSDC_CFG_CKSTB (0x1 << 7) /* R */
93 #define MSDC_CFG_CKDIV (0xff << 8) /* RW */
94 #define MSDC_CFG_CKMOD (0x3 << 16) /* RW */
95 #define MSDC_CFG_HS400_CK_MODE (0x1 << 18) /* RW */
96
97 /* MSDC_IOCON mask */
98 #define MSDC_IOCON_SDR104CKS (0x1 << 0) /* RW */
99 #define MSDC_IOCON_RSPL (0x1 << 1) /* RW */
100 #define MSDC_IOCON_DSPL (0x1 << 2) /* RW */
101 #define MSDC_IOCON_DDLSEL (0x1 << 3) /* RW */
102 #define MSDC_IOCON_DDR50CKD (0x1 << 4) /* RW */
103 #define MSDC_IOCON_DSPLSEL (0x1 << 5) /* RW */
104 #define MSDC_IOCON_W_DSPL (0x1 << 8) /* RW */
105 #define MSDC_IOCON_D0SPL (0x1 << 16) /* RW */
106 #define MSDC_IOCON_D1SPL (0x1 << 17) /* RW */
107 #define MSDC_IOCON_D2SPL (0x1 << 18) /* RW */
108 #define MSDC_IOCON_D3SPL (0x1 << 19) /* RW */
109 #define MSDC_IOCON_D4SPL (0x1 << 20) /* RW */
110 #define MSDC_IOCON_D5SPL (0x1 << 21) /* RW */
111 #define MSDC_IOCON_D6SPL (0x1 << 22) /* RW */
112 #define MSDC_IOCON_D7SPL (0x1 << 23) /* RW */
113 #define MSDC_IOCON_RISCSZ (0x3 << 24) /* RW */
114
115 /* MSDC_PS mask */
116 #define MSDC_PS_CDEN (0x1 << 0) /* RW */
117 #define MSDC_PS_CDSTS (0x1 << 1) /* R */
118 #define MSDC_PS_CDDEBOUNCE (0xf << 12) /* RW */
119 #define MSDC_PS_DAT (0xff << 16) /* R */
120 #define MSDC_PS_CMD (0x1 << 24) /* R */
121 #define MSDC_PS_WP (0x1 << 31) /* R */
122
123 /* MSDC_INT mask */
124 #define MSDC_INT_MMCIRQ (0x1 << 0) /* W1C */
125 #define MSDC_INT_CDSC (0x1 << 1) /* W1C */
126 #define MSDC_INT_ACMDRDY (0x1 << 3) /* W1C */
127 #define MSDC_INT_ACMDTMO (0x1 << 4) /* W1C */
128 #define MSDC_INT_ACMDCRCERR (0x1 << 5) /* W1C */
129 #define MSDC_INT_DMAQ_EMPTY (0x1 << 6) /* W1C */
130 #define MSDC_INT_SDIOIRQ (0x1 << 7) /* W1C */
131 #define MSDC_INT_CMDRDY (0x1 << 8) /* W1C */
132 #define MSDC_INT_CMDTMO (0x1 << 9) /* W1C */
133 #define MSDC_INT_RSPCRCERR (0x1 << 10) /* W1C */
134 #define MSDC_INT_CSTA (0x1 << 11) /* R */
135 #define MSDC_INT_XFER_COMPL (0x1 << 12) /* W1C */
136 #define MSDC_INT_DXFER_DONE (0x1 << 13) /* W1C */
137 #define MSDC_INT_DATTMO (0x1 << 14) /* W1C */
138 #define MSDC_INT_DATCRCERR (0x1 << 15) /* W1C */
139 #define MSDC_INT_ACMD19_DONE (0x1 << 16) /* W1C */
140 #define MSDC_INT_DMA_BDCSERR (0x1 << 17) /* W1C */
141 #define MSDC_INT_DMA_GPDCSERR (0x1 << 18) /* W1C */
142 #define MSDC_INT_DMA_PROTECT (0x1 << 19) /* W1C */
143
144 /* MSDC_INTEN mask */
145 #define MSDC_INTEN_MMCIRQ (0x1 << 0) /* RW */
146 #define MSDC_INTEN_CDSC (0x1 << 1) /* RW */
147 #define MSDC_INTEN_ACMDRDY (0x1 << 3) /* RW */
148 #define MSDC_INTEN_ACMDTMO (0x1 << 4) /* RW */
149 #define MSDC_INTEN_ACMDCRCERR (0x1 << 5) /* RW */
150 #define MSDC_INTEN_DMAQ_EMPTY (0x1 << 6) /* RW */
151 #define MSDC_INTEN_SDIOIRQ (0x1 << 7) /* RW */
152 #define MSDC_INTEN_CMDRDY (0x1 << 8) /* RW */
153 #define MSDC_INTEN_CMDTMO (0x1 << 9) /* RW */
154 #define MSDC_INTEN_RSPCRCERR (0x1 << 10) /* RW */
155 #define MSDC_INTEN_CSTA (0x1 << 11) /* RW */
156 #define MSDC_INTEN_XFER_COMPL (0x1 << 12) /* RW */
157 #define MSDC_INTEN_DXFER_DONE (0x1 << 13) /* RW */
158 #define MSDC_INTEN_DATTMO (0x1 << 14) /* RW */
159 #define MSDC_INTEN_DATCRCERR (0x1 << 15) /* RW */
160 #define MSDC_INTEN_ACMD19_DONE (0x1 << 16) /* RW */
161 #define MSDC_INTEN_DMA_BDCSERR (0x1 << 17) /* RW */
162 #define MSDC_INTEN_DMA_GPDCSERR (0x1 << 18) /* RW */
163 #define MSDC_INTEN_DMA_PROTECT (0x1 << 19) /* RW */
164
165 /* MSDC_FIFOCS mask */
166 #define MSDC_FIFOCS_RXCNT (0xff << 0) /* R */
167 #define MSDC_FIFOCS_TXCNT (0xff << 16) /* R */
168 #define MSDC_FIFOCS_CLR (0x1 << 31) /* RW */
169
170 /* SDC_CFG mask */
171 #define SDC_CFG_SDIOINTWKUP (0x1 << 0) /* RW */
172 #define SDC_CFG_INSWKUP (0x1 << 1) /* RW */
173 #define SDC_CFG_BUSWIDTH (0x3 << 16) /* RW */
174 #define SDC_CFG_SDIO (0x1 << 19) /* RW */
175 #define SDC_CFG_SDIOIDE (0x1 << 20) /* RW */
176 #define SDC_CFG_INTATGAP (0x1 << 21) /* RW */
177 #define SDC_CFG_DTOC (0xff << 24) /* RW */
178
179 /* SDC_STS mask */
180 #define SDC_STS_SDCBUSY (0x1 << 0) /* RW */
181 #define SDC_STS_CMDBUSY (0x1 << 1) /* RW */
182 #define SDC_STS_SWR_COMPL (0x1 << 31) /* RW */
183
184 /* MSDC_DMA_CTRL mask */
185 #define MSDC_DMA_CTRL_START (0x1 << 0) /* W */
186 #define MSDC_DMA_CTRL_STOP (0x1 << 1) /* W */
187 #define MSDC_DMA_CTRL_RESUME (0x1 << 2) /* W */
188 #define MSDC_DMA_CTRL_MODE (0x1 << 8) /* RW */
189 #define MSDC_DMA_CTRL_LASTBUF (0x1 << 10) /* RW */
190 #define MSDC_DMA_CTRL_BRUSTSZ (0x7 << 12) /* RW */
191
192 /* MSDC_DMA_CFG mask */
193 #define MSDC_DMA_CFG_STS (0x1 << 0) /* R */
194 #define MSDC_DMA_CFG_DECSEN (0x1 << 1) /* RW */
195 #define MSDC_DMA_CFG_AHBHPROT2 (0x2 << 8) /* RW */
196 #define MSDC_DMA_CFG_ACTIVEEN (0x2 << 12) /* RW */
197 #define MSDC_DMA_CFG_CS12B16B (0x1 << 16) /* RW */
198
199 /* MSDC_PATCH_BIT mask */
200 #define MSDC_PATCH_BIT_ODDSUPP (0x1 << 1) /* RW */
201 #define MSDC_INT_DAT_LATCH_CK_SEL (0x7 << 7)
202 #define MSDC_CKGEN_MSDC_DLY_SEL (0x1f << 10)
203 #define MSDC_PATCH_BIT_IODSSEL (0x1 << 16) /* RW */
204 #define MSDC_PATCH_BIT_IOINTSEL (0x1 << 17) /* RW */
205 #define MSDC_PATCH_BIT_BUSYDLY (0xf << 18) /* RW */
206 #define MSDC_PATCH_BIT_WDOD (0xf << 22) /* RW */
207 #define MSDC_PATCH_BIT_IDRTSEL (0x1 << 26) /* RW */
208 #define MSDC_PATCH_BIT_CMDFSEL (0x1 << 27) /* RW */
209 #define MSDC_PATCH_BIT_INTDLSEL (0x1 << 28) /* RW */
210 #define MSDC_PATCH_BIT_SPCPUSH (0x1 << 29) /* RW */
211 #define MSDC_PATCH_BIT_DECRCTMO (0x1 << 30) /* RW */
212
213 #define MSDC_PAD_TUNE_DATRRDLY (0x1f << 8) /* RW */
214 #define MSDC_PAD_TUNE_CMDRDLY (0x1f << 16) /* RW */
215
216 #define PAD_DS_TUNE_DLY1 (0x1f << 2) /* RW */
217 #define PAD_DS_TUNE_DLY2 (0x1f << 7) /* RW */
218 #define PAD_DS_TUNE_DLY3 (0x1f << 12) /* RW */
219
220 #define EMMC50_CFG_PADCMD_LATCHCK (0x1 << 0) /* RW */
221 #define EMMC50_CFG_CRCSTS_EDGE (0x1 << 3) /* RW */
222 #define EMMC50_CFG_CFCSTS_SEL (0x1 << 4) /* RW */
223
224 #define REQ_CMD_EIO (0x1 << 0)
225 #define REQ_CMD_TMO (0x1 << 1)
226 #define REQ_DAT_ERR (0x1 << 2)
227 #define REQ_STOP_EIO (0x1 << 3)
228 #define REQ_STOP_TMO (0x1 << 4)
229 #define REQ_CMD_BUSY (0x1 << 5)
230
231 #define MSDC_PREPARE_FLAG (0x1 << 0)
232 #define MSDC_ASYNC_FLAG (0x1 << 1)
233 #define MSDC_MMAP_FLAG (0x1 << 2)
234
235 #define MTK_MMC_AUTOSUSPEND_DELAY 50
236 #define CMD_TIMEOUT (HZ/10 * 5) /* 100ms x5 */
237 #define DAT_TIMEOUT (HZ * 5) /* 1000ms x5 */
238
239 #define PAD_DELAY_MAX 32 /* PAD delay cells */
240 /*--------------------------------------------------------------------------*/
241 /* Descriptor Structure */
242 /*--------------------------------------------------------------------------*/
243 struct mt_gpdma_desc {
244 u32 gpd_info;
245 #define GPDMA_DESC_HWO (0x1 << 0)
246 #define GPDMA_DESC_BDP (0x1 << 1)
247 #define GPDMA_DESC_CHECKSUM (0xff << 8) /* bit8 ~ bit15 */
248 #define GPDMA_DESC_INT (0x1 << 16)
249 u32 next;
250 u32 ptr;
251 u32 gpd_data_len;
252 #define GPDMA_DESC_BUFLEN (0xffff) /* bit0 ~ bit15 */
253 #define GPDMA_DESC_EXTLEN (0xff << 16) /* bit16 ~ bit23 */
254 u32 arg;
255 u32 blknum;
256 u32 cmd;
257 };
258
259 struct mt_bdma_desc {
260 u32 bd_info;
261 #define BDMA_DESC_EOL (0x1 << 0)
262 #define BDMA_DESC_CHECKSUM (0xff << 8) /* bit8 ~ bit15 */
263 #define BDMA_DESC_BLKPAD (0x1 << 17)
264 #define BDMA_DESC_DWPAD (0x1 << 18)
265 u32 next;
266 u32 ptr;
267 u32 bd_data_len;
268 #define BDMA_DESC_BUFLEN (0xffff) /* bit0 ~ bit15 */
269 };
270
271 struct msdc_dma {
272 struct scatterlist *sg; /* I/O scatter list */
273 struct mt_gpdma_desc *gpd; /* pointer to gpd array */
274 struct mt_bdma_desc *bd; /* pointer to bd array */
275 dma_addr_t gpd_addr; /* the physical address of gpd array */
276 dma_addr_t bd_addr; /* the physical address of bd array */
277 };
278
279 struct msdc_save_para {
280 u32 msdc_cfg;
281 u32 iocon;
282 u32 sdc_cfg;
283 u32 pad_tune;
284 u32 patch_bit0;
285 u32 patch_bit1;
286 u32 pad_ds_tune;
287 u32 emmc50_cfg0;
288 };
289
290 struct msdc_delay_phase {
291 u8 maxlen;
292 u8 start;
293 u8 final_phase;
294 };
295
296 struct msdc_host {
297 struct device *dev;
298 struct mmc_host *mmc; /* mmc structure */
299 int cmd_rsp;
300
301 spinlock_t lock;
302 struct mmc_request *mrq;
303 struct mmc_command *cmd;
304 struct mmc_data *data;
305 int error;
306
307 void __iomem *base; /* host base address */
308
309 struct msdc_dma dma; /* dma channel */
310 u64 dma_mask;
311
312 u32 timeout_ns; /* data timeout ns */
313 u32 timeout_clks; /* data timeout clks */
314
315 struct pinctrl *pinctrl;
316 struct pinctrl_state *pins_default;
317 struct pinctrl_state *pins_uhs;
318 struct delayed_work req_timeout;
319 int irq; /* host interrupt */
320
321 struct clk *src_clk; /* msdc source clock */
322 struct clk *h_clk; /* msdc h_clk */
323 u32 mclk; /* mmc subsystem clock frequency */
324 u32 src_clk_freq; /* source clock frequency */
325 u32 sclk; /* SD/MS bus clock frequency */
326 unsigned char timing;
327 bool vqmmc_enabled;
328 u32 hs400_ds_delay;
329 struct msdc_save_para save_para; /* used when gate HCLK */
330 };
331
332 static void sdr_set_bits(void __iomem *reg, u32 bs)
333 {
334 u32 val = readl(reg);
335
336 val |= bs;
337 writel(val, reg);
338 }
339
340 static void sdr_clr_bits(void __iomem *reg, u32 bs)
341 {
342 u32 val = readl(reg);
343
344 val &= ~bs;
345 writel(val, reg);
346 }
347
348 static void sdr_set_field(void __iomem *reg, u32 field, u32 val)
349 {
350 unsigned int tv = readl(reg);
351
352 tv &= ~field;
353 tv |= ((val) << (ffs((unsigned int)field) - 1));
354 writel(tv, reg);
355 }
356
357 static void sdr_get_field(void __iomem *reg, u32 field, u32 *val)
358 {
359 unsigned int tv = readl(reg);
360
361 *val = ((tv & field) >> (ffs((unsigned int)field) - 1));
362 }
363
364 static void msdc_reset_hw(struct msdc_host *host)
365 {
366 u32 val;
367
368 sdr_set_bits(host->base + MSDC_CFG, MSDC_CFG_RST);
369 while (readl(host->base + MSDC_CFG) & MSDC_CFG_RST)
370 cpu_relax();
371
372 sdr_set_bits(host->base + MSDC_FIFOCS, MSDC_FIFOCS_CLR);
373 while (readl(host->base + MSDC_FIFOCS) & MSDC_FIFOCS_CLR)
374 cpu_relax();
375
376 val = readl(host->base + MSDC_INT);
377 writel(val, host->base + MSDC_INT);
378 }
379
380 static void msdc_cmd_next(struct msdc_host *host,
381 struct mmc_request *mrq, struct mmc_command *cmd);
382
383 static const u32 cmd_ints_mask = MSDC_INTEN_CMDRDY | MSDC_INTEN_RSPCRCERR |
384 MSDC_INTEN_CMDTMO | MSDC_INTEN_ACMDRDY |
385 MSDC_INTEN_ACMDCRCERR | MSDC_INTEN_ACMDTMO;
386 static const u32 data_ints_mask = MSDC_INTEN_XFER_COMPL | MSDC_INTEN_DATTMO |
387 MSDC_INTEN_DATCRCERR | MSDC_INTEN_DMA_BDCSERR |
388 MSDC_INTEN_DMA_GPDCSERR | MSDC_INTEN_DMA_PROTECT;
389
390 static u8 msdc_dma_calcs(u8 *buf, u32 len)
391 {
392 u32 i, sum = 0;
393
394 for (i = 0; i < len; i++)
395 sum += buf[i];
396 return 0xff - (u8) sum;
397 }
398
399 static inline void msdc_dma_setup(struct msdc_host *host, struct msdc_dma *dma,
400 struct mmc_data *data)
401 {
402 unsigned int j, dma_len;
403 dma_addr_t dma_address;
404 u32 dma_ctrl;
405 struct scatterlist *sg;
406 struct mt_gpdma_desc *gpd;
407 struct mt_bdma_desc *bd;
408
409 sg = data->sg;
410
411 gpd = dma->gpd;
412 bd = dma->bd;
413
414 /* modify gpd */
415 gpd->gpd_info |= GPDMA_DESC_HWO;
416 gpd->gpd_info |= GPDMA_DESC_BDP;
417 /* need to clear first. use these bits to calc checksum */
418 gpd->gpd_info &= ~GPDMA_DESC_CHECKSUM;
419 gpd->gpd_info |= msdc_dma_calcs((u8 *) gpd, 16) << 8;
420
421 /* modify bd */
422 for_each_sg(data->sg, sg, data->sg_count, j) {
423 dma_address = sg_dma_address(sg);
424 dma_len = sg_dma_len(sg);
425
426 /* init bd */
427 bd[j].bd_info &= ~BDMA_DESC_BLKPAD;
428 bd[j].bd_info &= ~BDMA_DESC_DWPAD;
429 bd[j].ptr = (u32)dma_address;
430 bd[j].bd_data_len &= ~BDMA_DESC_BUFLEN;
431 bd[j].bd_data_len |= (dma_len & BDMA_DESC_BUFLEN);
432
433 if (j == data->sg_count - 1) /* the last bd */
434 bd[j].bd_info |= BDMA_DESC_EOL;
435 else
436 bd[j].bd_info &= ~BDMA_DESC_EOL;
437
438 /* checksume need to clear first */
439 bd[j].bd_info &= ~BDMA_DESC_CHECKSUM;
440 bd[j].bd_info |= msdc_dma_calcs((u8 *)(&bd[j]), 16) << 8;
441 }
442
443 sdr_set_field(host->base + MSDC_DMA_CFG, MSDC_DMA_CFG_DECSEN, 1);
444 dma_ctrl = readl_relaxed(host->base + MSDC_DMA_CTRL);
445 dma_ctrl &= ~(MSDC_DMA_CTRL_BRUSTSZ | MSDC_DMA_CTRL_MODE);
446 dma_ctrl |= (MSDC_BURST_64B << 12 | 1 << 8);
447 writel_relaxed(dma_ctrl, host->base + MSDC_DMA_CTRL);
448 writel((u32)dma->gpd_addr, host->base + MSDC_DMA_SA);
449 }
450
451 static void msdc_prepare_data(struct msdc_host *host, struct mmc_request *mrq)
452 {
453 struct mmc_data *data = mrq->data;
454
455 if (!(data->host_cookie & MSDC_PREPARE_FLAG)) {
456 bool read = (data->flags & MMC_DATA_READ) != 0;
457
458 data->host_cookie |= MSDC_PREPARE_FLAG;
459 data->sg_count = dma_map_sg(host->dev, data->sg, data->sg_len,
460 read ? DMA_FROM_DEVICE : DMA_TO_DEVICE);
461 }
462 }
463
464 static void msdc_unprepare_data(struct msdc_host *host, struct mmc_request *mrq)
465 {
466 struct mmc_data *data = mrq->data;
467
468 if (data->host_cookie & MSDC_ASYNC_FLAG)
469 return;
470
471 if (data->host_cookie & MSDC_PREPARE_FLAG) {
472 bool read = (data->flags & MMC_DATA_READ) != 0;
473
474 dma_unmap_sg(host->dev, data->sg, data->sg_len,
475 read ? DMA_FROM_DEVICE : DMA_TO_DEVICE);
476 data->host_cookie &= ~MSDC_PREPARE_FLAG;
477 }
478 }
479
480 /* clock control primitives */
481 static void msdc_set_timeout(struct msdc_host *host, u32 ns, u32 clks)
482 {
483 u32 timeout, clk_ns;
484 u32 mode = 0;
485
486 host->timeout_ns = ns;
487 host->timeout_clks = clks;
488 if (host->sclk == 0) {
489 timeout = 0;
490 } else {
491 clk_ns = 1000000000UL / host->sclk;
492 timeout = (ns + clk_ns - 1) / clk_ns + clks;
493 /* in 1048576 sclk cycle unit */
494 timeout = (timeout + (0x1 << 20) - 1) >> 20;
495 sdr_get_field(host->base + MSDC_CFG, MSDC_CFG_CKMOD, &mode);
496 /*DDR mode will double the clk cycles for data timeout */
497 timeout = mode >= 2 ? timeout * 2 : timeout;
498 timeout = timeout > 1 ? timeout - 1 : 0;
499 timeout = timeout > 255 ? 255 : timeout;
500 }
501 sdr_set_field(host->base + SDC_CFG, SDC_CFG_DTOC, timeout);
502 }
503
504 static void msdc_gate_clock(struct msdc_host *host)
505 {
506 clk_disable_unprepare(host->src_clk);
507 clk_disable_unprepare(host->h_clk);
508 }
509
510 static void msdc_ungate_clock(struct msdc_host *host)
511 {
512 clk_prepare_enable(host->h_clk);
513 clk_prepare_enable(host->src_clk);
514 while (!(readl(host->base + MSDC_CFG) & MSDC_CFG_CKSTB))
515 cpu_relax();
516 }
517
518 static void msdc_set_mclk(struct msdc_host *host, unsigned char timing, u32 hz)
519 {
520 u32 mode;
521 u32 flags;
522 u32 div;
523 u32 sclk;
524
525 if (!hz) {
526 dev_dbg(host->dev, "set mclk to 0\n");
527 host->mclk = 0;
528 sdr_clr_bits(host->base + MSDC_CFG, MSDC_CFG_CKPDN);
529 return;
530 }
531
532 flags = readl(host->base + MSDC_INTEN);
533 sdr_clr_bits(host->base + MSDC_INTEN, flags);
534 sdr_clr_bits(host->base + MSDC_CFG, MSDC_CFG_HS400_CK_MODE);
535 if (timing == MMC_TIMING_UHS_DDR50 ||
536 timing == MMC_TIMING_MMC_DDR52 ||
537 timing == MMC_TIMING_MMC_HS400) {
538 if (timing == MMC_TIMING_MMC_HS400)
539 mode = 0x3;
540 else
541 mode = 0x2; /* ddr mode and use divisor */
542
543 if (hz >= (host->src_clk_freq >> 2)) {
544 div = 0; /* mean div = 1/4 */
545 sclk = host->src_clk_freq >> 2; /* sclk = clk / 4 */
546 } else {
547 div = (host->src_clk_freq + ((hz << 2) - 1)) / (hz << 2);
548 sclk = (host->src_clk_freq >> 2) / div;
549 div = (div >> 1);
550 }
551
552 if (timing == MMC_TIMING_MMC_HS400 &&
553 hz >= (host->src_clk_freq >> 1)) {
554 sdr_set_bits(host->base + MSDC_CFG,
555 MSDC_CFG_HS400_CK_MODE);
556 sclk = host->src_clk_freq >> 1;
557 div = 0; /* div is ignore when bit18 is set */
558 }
559 } else if (hz >= host->src_clk_freq) {
560 mode = 0x1; /* no divisor */
561 div = 0;
562 sclk = host->src_clk_freq;
563 } else {
564 mode = 0x0; /* use divisor */
565 if (hz >= (host->src_clk_freq >> 1)) {
566 div = 0; /* mean div = 1/2 */
567 sclk = host->src_clk_freq >> 1; /* sclk = clk / 2 */
568 } else {
569 div = (host->src_clk_freq + ((hz << 2) - 1)) / (hz << 2);
570 sclk = (host->src_clk_freq >> 2) / div;
571 }
572 }
573 sdr_set_field(host->base + MSDC_CFG, MSDC_CFG_CKMOD | MSDC_CFG_CKDIV,
574 (mode << 8) | (div % 0xff));
575 sdr_set_bits(host->base + MSDC_CFG, MSDC_CFG_CKPDN);
576 while (!(readl(host->base + MSDC_CFG) & MSDC_CFG_CKSTB))
577 cpu_relax();
578 host->sclk = sclk;
579 host->mclk = hz;
580 host->timing = timing;
581 /* need because clk changed. */
582 msdc_set_timeout(host, host->timeout_ns, host->timeout_clks);
583 sdr_set_bits(host->base + MSDC_INTEN, flags);
584
585 dev_dbg(host->dev, "sclk: %d, timing: %d\n", host->sclk, timing);
586 }
587
588 static inline u32 msdc_cmd_find_resp(struct msdc_host *host,
589 struct mmc_request *mrq, struct mmc_command *cmd)
590 {
591 u32 resp;
592
593 switch (mmc_resp_type(cmd)) {
594 /* Actually, R1, R5, R6, R7 are the same */
595 case MMC_RSP_R1:
596 resp = 0x1;
597 break;
598 case MMC_RSP_R1B:
599 resp = 0x7;
600 break;
601 case MMC_RSP_R2:
602 resp = 0x2;
603 break;
604 case MMC_RSP_R3:
605 resp = 0x3;
606 break;
607 case MMC_RSP_NONE:
608 default:
609 resp = 0x0;
610 break;
611 }
612
613 return resp;
614 }
615
616 static inline u32 msdc_cmd_prepare_raw_cmd(struct msdc_host *host,
617 struct mmc_request *mrq, struct mmc_command *cmd)
618 {
619 /* rawcmd :
620 * vol_swt << 30 | auto_cmd << 28 | blklen << 16 | go_irq << 15 |
621 * stop << 14 | rw << 13 | dtype << 11 | rsptyp << 7 | brk << 6 | opcode
622 */
623 u32 opcode = cmd->opcode;
624 u32 resp = msdc_cmd_find_resp(host, mrq, cmd);
625 u32 rawcmd = (opcode & 0x3f) | ((resp & 0x7) << 7);
626
627 host->cmd_rsp = resp;
628
629 if ((opcode == SD_IO_RW_DIRECT && cmd->flags == (unsigned int) -1) ||
630 opcode == MMC_STOP_TRANSMISSION)
631 rawcmd |= (0x1 << 14);
632 else if (opcode == SD_SWITCH_VOLTAGE)
633 rawcmd |= (0x1 << 30);
634 else if (opcode == SD_APP_SEND_SCR ||
635 opcode == SD_APP_SEND_NUM_WR_BLKS ||
636 (opcode == SD_SWITCH && mmc_cmd_type(cmd) == MMC_CMD_ADTC) ||
637 (opcode == SD_APP_SD_STATUS && mmc_cmd_type(cmd) == MMC_CMD_ADTC) ||
638 (opcode == MMC_SEND_EXT_CSD && mmc_cmd_type(cmd) == MMC_CMD_ADTC))
639 rawcmd |= (0x1 << 11);
640
641 if (cmd->data) {
642 struct mmc_data *data = cmd->data;
643
644 if (mmc_op_multi(opcode)) {
645 if (mmc_card_mmc(host->mmc->card) && mrq->sbc &&
646 !(mrq->sbc->arg & 0xFFFF0000))
647 rawcmd |= 0x2 << 28; /* AutoCMD23 */
648 }
649
650 rawcmd |= ((data->blksz & 0xFFF) << 16);
651 if (data->flags & MMC_DATA_WRITE)
652 rawcmd |= (0x1 << 13);
653 if (data->blocks > 1)
654 rawcmd |= (0x2 << 11);
655 else
656 rawcmd |= (0x1 << 11);
657 /* Always use dma mode */
658 sdr_clr_bits(host->base + MSDC_CFG, MSDC_CFG_PIO);
659
660 if (host->timeout_ns != data->timeout_ns ||
661 host->timeout_clks != data->timeout_clks)
662 msdc_set_timeout(host, data->timeout_ns,
663 data->timeout_clks);
664
665 writel(data->blocks, host->base + SDC_BLK_NUM);
666 }
667 return rawcmd;
668 }
669
670 static void msdc_start_data(struct msdc_host *host, struct mmc_request *mrq,
671 struct mmc_command *cmd, struct mmc_data *data)
672 {
673 bool read;
674
675 WARN_ON(host->data);
676 host->data = data;
677 read = data->flags & MMC_DATA_READ;
678
679 mod_delayed_work(system_wq, &host->req_timeout, DAT_TIMEOUT);
680 msdc_dma_setup(host, &host->dma, data);
681 sdr_set_bits(host->base + MSDC_INTEN, data_ints_mask);
682 sdr_set_field(host->base + MSDC_DMA_CTRL, MSDC_DMA_CTRL_START, 1);
683 dev_dbg(host->dev, "DMA start\n");
684 dev_dbg(host->dev, "%s: cmd=%d DMA data: %d blocks; read=%d\n",
685 __func__, cmd->opcode, data->blocks, read);
686 }
687
688 static int msdc_auto_cmd_done(struct msdc_host *host, int events,
689 struct mmc_command *cmd)
690 {
691 u32 *rsp = cmd->resp;
692
693 rsp[0] = readl(host->base + SDC_ACMD_RESP);
694
695 if (events & MSDC_INT_ACMDRDY) {
696 cmd->error = 0;
697 } else {
698 msdc_reset_hw(host);
699 if (events & MSDC_INT_ACMDCRCERR) {
700 cmd->error = -EILSEQ;
701 host->error |= REQ_STOP_EIO;
702 } else if (events & MSDC_INT_ACMDTMO) {
703 cmd->error = -ETIMEDOUT;
704 host->error |= REQ_STOP_TMO;
705 }
706 dev_err(host->dev,
707 "%s: AUTO_CMD%d arg=%08X; rsp %08X; cmd_error=%d\n",
708 __func__, cmd->opcode, cmd->arg, rsp[0], cmd->error);
709 }
710 return cmd->error;
711 }
712
713 static void msdc_track_cmd_data(struct msdc_host *host,
714 struct mmc_command *cmd, struct mmc_data *data)
715 {
716 if (host->error)
717 dev_dbg(host->dev, "%s: cmd=%d arg=%08X; host->error=0x%08X\n",
718 __func__, cmd->opcode, cmd->arg, host->error);
719 }
720
721 static void msdc_request_done(struct msdc_host *host, struct mmc_request *mrq)
722 {
723 unsigned long flags;
724 bool ret;
725
726 ret = cancel_delayed_work(&host->req_timeout);
727 if (!ret) {
728 /* delay work already running */
729 return;
730 }
731 spin_lock_irqsave(&host->lock, flags);
732 host->mrq = NULL;
733 spin_unlock_irqrestore(&host->lock, flags);
734
735 msdc_track_cmd_data(host, mrq->cmd, mrq->data);
736 if (mrq->data)
737 msdc_unprepare_data(host, mrq);
738 mmc_request_done(host->mmc, mrq);
739
740 pm_runtime_mark_last_busy(host->dev);
741 pm_runtime_put_autosuspend(host->dev);
742 }
743
744 /* returns true if command is fully handled; returns false otherwise */
745 static bool msdc_cmd_done(struct msdc_host *host, int events,
746 struct mmc_request *mrq, struct mmc_command *cmd)
747 {
748 bool done = false;
749 bool sbc_error;
750 unsigned long flags;
751 u32 *rsp = cmd->resp;
752
753 if (mrq->sbc && cmd == mrq->cmd &&
754 (events & (MSDC_INT_ACMDRDY | MSDC_INT_ACMDCRCERR
755 | MSDC_INT_ACMDTMO)))
756 msdc_auto_cmd_done(host, events, mrq->sbc);
757
758 sbc_error = mrq->sbc && mrq->sbc->error;
759
760 if (!sbc_error && !(events & (MSDC_INT_CMDRDY
761 | MSDC_INT_RSPCRCERR
762 | MSDC_INT_CMDTMO)))
763 return done;
764
765 spin_lock_irqsave(&host->lock, flags);
766 done = !host->cmd;
767 host->cmd = NULL;
768 spin_unlock_irqrestore(&host->lock, flags);
769
770 if (done)
771 return true;
772
773 sdr_clr_bits(host->base + MSDC_INTEN, cmd_ints_mask);
774
775 if (cmd->flags & MMC_RSP_PRESENT) {
776 if (cmd->flags & MMC_RSP_136) {
777 rsp[0] = readl(host->base + SDC_RESP3);
778 rsp[1] = readl(host->base + SDC_RESP2);
779 rsp[2] = readl(host->base + SDC_RESP1);
780 rsp[3] = readl(host->base + SDC_RESP0);
781 } else {
782 rsp[0] = readl(host->base + SDC_RESP0);
783 }
784 }
785
786 if (!sbc_error && !(events & MSDC_INT_CMDRDY)) {
787 msdc_reset_hw(host);
788 if (events & MSDC_INT_RSPCRCERR) {
789 cmd->error = -EILSEQ;
790 host->error |= REQ_CMD_EIO;
791 } else if (events & MSDC_INT_CMDTMO) {
792 cmd->error = -ETIMEDOUT;
793 host->error |= REQ_CMD_TMO;
794 }
795 }
796 if (cmd->error)
797 dev_dbg(host->dev,
798 "%s: cmd=%d arg=%08X; rsp %08X; cmd_error=%d\n",
799 __func__, cmd->opcode, cmd->arg, rsp[0],
800 cmd->error);
801
802 msdc_cmd_next(host, mrq, cmd);
803 return true;
804 }
805
806 /* It is the core layer's responsibility to ensure card status
807 * is correct before issue a request. but host design do below
808 * checks recommended.
809 */
810 static inline bool msdc_cmd_is_ready(struct msdc_host *host,
811 struct mmc_request *mrq, struct mmc_command *cmd)
812 {
813 /* The max busy time we can endure is 20ms */
814 unsigned long tmo = jiffies + msecs_to_jiffies(20);
815
816 while ((readl(host->base + SDC_STS) & SDC_STS_CMDBUSY) &&
817 time_before(jiffies, tmo))
818 cpu_relax();
819 if (readl(host->base + SDC_STS) & SDC_STS_CMDBUSY) {
820 dev_err(host->dev, "CMD bus busy detected\n");
821 host->error |= REQ_CMD_BUSY;
822 msdc_cmd_done(host, MSDC_INT_CMDTMO, mrq, cmd);
823 return false;
824 }
825
826 if (mmc_resp_type(cmd) == MMC_RSP_R1B || cmd->data) {
827 tmo = jiffies + msecs_to_jiffies(20);
828 /* R1B or with data, should check SDCBUSY */
829 while ((readl(host->base + SDC_STS) & SDC_STS_SDCBUSY) &&
830 time_before(jiffies, tmo))
831 cpu_relax();
832 if (readl(host->base + SDC_STS) & SDC_STS_SDCBUSY) {
833 dev_err(host->dev, "Controller busy detected\n");
834 host->error |= REQ_CMD_BUSY;
835 msdc_cmd_done(host, MSDC_INT_CMDTMO, mrq, cmd);
836 return false;
837 }
838 }
839 return true;
840 }
841
842 static void msdc_start_command(struct msdc_host *host,
843 struct mmc_request *mrq, struct mmc_command *cmd)
844 {
845 u32 rawcmd;
846
847 WARN_ON(host->cmd);
848 host->cmd = cmd;
849
850 if (!msdc_cmd_is_ready(host, mrq, cmd))
851 return;
852
853 if ((readl(host->base + MSDC_FIFOCS) & MSDC_FIFOCS_TXCNT) >> 16 ||
854 readl(host->base + MSDC_FIFOCS) & MSDC_FIFOCS_RXCNT) {
855 dev_err(host->dev, "TX/RX FIFO non-empty before start of IO. Reset\n");
856 msdc_reset_hw(host);
857 }
858
859 cmd->error = 0;
860 rawcmd = msdc_cmd_prepare_raw_cmd(host, mrq, cmd);
861 mod_delayed_work(system_wq, &host->req_timeout, DAT_TIMEOUT);
862
863 sdr_set_bits(host->base + MSDC_INTEN, cmd_ints_mask);
864 writel(cmd->arg, host->base + SDC_ARG);
865 writel(rawcmd, host->base + SDC_CMD);
866 }
867
868 static void msdc_cmd_next(struct msdc_host *host,
869 struct mmc_request *mrq, struct mmc_command *cmd)
870 {
871 if (cmd->error || (mrq->sbc && mrq->sbc->error))
872 msdc_request_done(host, mrq);
873 else if (cmd == mrq->sbc)
874 msdc_start_command(host, mrq, mrq->cmd);
875 else if (!cmd->data)
876 msdc_request_done(host, mrq);
877 else
878 msdc_start_data(host, mrq, cmd, cmd->data);
879 }
880
881 static void msdc_ops_request(struct mmc_host *mmc, struct mmc_request *mrq)
882 {
883 struct msdc_host *host = mmc_priv(mmc);
884
885 host->error = 0;
886 WARN_ON(host->mrq);
887 host->mrq = mrq;
888
889 pm_runtime_get_sync(host->dev);
890
891 if (mrq->data)
892 msdc_prepare_data(host, mrq);
893
894 /* if SBC is required, we have HW option and SW option.
895 * if HW option is enabled, and SBC does not have "special" flags,
896 * use HW option, otherwise use SW option
897 */
898 if (mrq->sbc && (!mmc_card_mmc(mmc->card) ||
899 (mrq->sbc->arg & 0xFFFF0000)))
900 msdc_start_command(host, mrq, mrq->sbc);
901 else
902 msdc_start_command(host, mrq, mrq->cmd);
903 }
904
905 static void msdc_pre_req(struct mmc_host *mmc, struct mmc_request *mrq,
906 bool is_first_req)
907 {
908 struct msdc_host *host = mmc_priv(mmc);
909 struct mmc_data *data = mrq->data;
910
911 if (!data)
912 return;
913
914 msdc_prepare_data(host, mrq);
915 data->host_cookie |= MSDC_ASYNC_FLAG;
916 }
917
918 static void msdc_post_req(struct mmc_host *mmc, struct mmc_request *mrq,
919 int err)
920 {
921 struct msdc_host *host = mmc_priv(mmc);
922 struct mmc_data *data;
923
924 data = mrq->data;
925 if (!data)
926 return;
927 if (data->host_cookie) {
928 data->host_cookie &= ~MSDC_ASYNC_FLAG;
929 msdc_unprepare_data(host, mrq);
930 }
931 }
932
933 static void msdc_data_xfer_next(struct msdc_host *host,
934 struct mmc_request *mrq, struct mmc_data *data)
935 {
936 if (mmc_op_multi(mrq->cmd->opcode) && mrq->stop && !mrq->stop->error &&
937 !mrq->sbc)
938 msdc_start_command(host, mrq, mrq->stop);
939 else
940 msdc_request_done(host, mrq);
941 }
942
943 static bool msdc_data_xfer_done(struct msdc_host *host, u32 events,
944 struct mmc_request *mrq, struct mmc_data *data)
945 {
946 struct mmc_command *stop = data->stop;
947 unsigned long flags;
948 bool done;
949 unsigned int check_data = events &
950 (MSDC_INT_XFER_COMPL | MSDC_INT_DATCRCERR | MSDC_INT_DATTMO
951 | MSDC_INT_DMA_BDCSERR | MSDC_INT_DMA_GPDCSERR
952 | MSDC_INT_DMA_PROTECT);
953
954 spin_lock_irqsave(&host->lock, flags);
955 done = !host->data;
956 if (check_data)
957 host->data = NULL;
958 spin_unlock_irqrestore(&host->lock, flags);
959
960 if (done)
961 return true;
962
963 if (check_data || (stop && stop->error)) {
964 dev_dbg(host->dev, "DMA status: 0x%8X\n",
965 readl(host->base + MSDC_DMA_CFG));
966 sdr_set_field(host->base + MSDC_DMA_CTRL, MSDC_DMA_CTRL_STOP,
967 1);
968 while (readl(host->base + MSDC_DMA_CFG) & MSDC_DMA_CFG_STS)
969 cpu_relax();
970 sdr_clr_bits(host->base + MSDC_INTEN, data_ints_mask);
971 dev_dbg(host->dev, "DMA stop\n");
972
973 if ((events & MSDC_INT_XFER_COMPL) && (!stop || !stop->error)) {
974 data->bytes_xfered = data->blocks * data->blksz;
975 } else {
976 dev_dbg(host->dev, "interrupt events: %x\n", events);
977 msdc_reset_hw(host);
978 host->error |= REQ_DAT_ERR;
979 data->bytes_xfered = 0;
980
981 if (events & MSDC_INT_DATTMO)
982 data->error = -ETIMEDOUT;
983 else if (events & MSDC_INT_DATCRCERR)
984 data->error = -EILSEQ;
985
986 dev_dbg(host->dev, "%s: cmd=%d; blocks=%d",
987 __func__, mrq->cmd->opcode, data->blocks);
988 dev_dbg(host->dev, "data_error=%d xfer_size=%d\n",
989 (int)data->error, data->bytes_xfered);
990 }
991
992 msdc_data_xfer_next(host, mrq, data);
993 done = true;
994 }
995 return done;
996 }
997
998 static void msdc_set_buswidth(struct msdc_host *host, u32 width)
999 {
1000 u32 val = readl(host->base + SDC_CFG);
1001
1002 val &= ~SDC_CFG_BUSWIDTH;
1003
1004 switch (width) {
1005 default:
1006 case MMC_BUS_WIDTH_1:
1007 val |= (MSDC_BUS_1BITS << 16);
1008 break;
1009 case MMC_BUS_WIDTH_4:
1010 val |= (MSDC_BUS_4BITS << 16);
1011 break;
1012 case MMC_BUS_WIDTH_8:
1013 val |= (MSDC_BUS_8BITS << 16);
1014 break;
1015 }
1016
1017 writel(val, host->base + SDC_CFG);
1018 dev_dbg(host->dev, "Bus Width = %d", width);
1019 }
1020
1021 static int msdc_ops_switch_volt(struct mmc_host *mmc, struct mmc_ios *ios)
1022 {
1023 struct msdc_host *host = mmc_priv(mmc);
1024 int ret = 0;
1025
1026 if (!IS_ERR(mmc->supply.vqmmc)) {
1027 if (ios->signal_voltage != MMC_SIGNAL_VOLTAGE_330 &&
1028 ios->signal_voltage != MMC_SIGNAL_VOLTAGE_180) {
1029 dev_err(host->dev, "Unsupported signal voltage!\n");
1030 return -EINVAL;
1031 }
1032
1033 ret = mmc_regulator_set_vqmmc(mmc, ios);
1034 if (ret) {
1035 dev_dbg(host->dev, "Regulator set error %d (%d)\n",
1036 ret, ios->signal_voltage);
1037 } else {
1038 /* Apply different pinctrl settings for different signal voltage */
1039 if (ios->signal_voltage == MMC_SIGNAL_VOLTAGE_180)
1040 pinctrl_select_state(host->pinctrl, host->pins_uhs);
1041 else
1042 pinctrl_select_state(host->pinctrl, host->pins_default);
1043 }
1044 }
1045 return ret;
1046 }
1047
1048 static int msdc_card_busy(struct mmc_host *mmc)
1049 {
1050 struct msdc_host *host = mmc_priv(mmc);
1051 u32 status = readl(host->base + MSDC_PS);
1052
1053 /* check if any pin between dat[0:3] is low */
1054 if (((status >> 16) & 0xf) != 0xf)
1055 return 1;
1056
1057 return 0;
1058 }
1059
1060 static void msdc_request_timeout(struct work_struct *work)
1061 {
1062 struct msdc_host *host = container_of(work, struct msdc_host,
1063 req_timeout.work);
1064
1065 /* simulate HW timeout status */
1066 dev_err(host->dev, "%s: aborting cmd/data/mrq\n", __func__);
1067 if (host->mrq) {
1068 dev_err(host->dev, "%s: aborting mrq=%p cmd=%d\n", __func__,
1069 host->mrq, host->mrq->cmd->opcode);
1070 if (host->cmd) {
1071 dev_err(host->dev, "%s: aborting cmd=%d\n",
1072 __func__, host->cmd->opcode);
1073 msdc_cmd_done(host, MSDC_INT_CMDTMO, host->mrq,
1074 host->cmd);
1075 } else if (host->data) {
1076 dev_err(host->dev, "%s: abort data: cmd%d; %d blocks\n",
1077 __func__, host->mrq->cmd->opcode,
1078 host->data->blocks);
1079 msdc_data_xfer_done(host, MSDC_INT_DATTMO, host->mrq,
1080 host->data);
1081 }
1082 }
1083 }
1084
1085 static irqreturn_t msdc_irq(int irq, void *dev_id)
1086 {
1087 struct msdc_host *host = (struct msdc_host *) dev_id;
1088
1089 while (true) {
1090 unsigned long flags;
1091 struct mmc_request *mrq;
1092 struct mmc_command *cmd;
1093 struct mmc_data *data;
1094 u32 events, event_mask;
1095
1096 spin_lock_irqsave(&host->lock, flags);
1097 events = readl(host->base + MSDC_INT);
1098 event_mask = readl(host->base + MSDC_INTEN);
1099 /* clear interrupts */
1100 writel(events & event_mask, host->base + MSDC_INT);
1101
1102 mrq = host->mrq;
1103 cmd = host->cmd;
1104 data = host->data;
1105 spin_unlock_irqrestore(&host->lock, flags);
1106
1107 if (!(events & event_mask))
1108 break;
1109
1110 if (!mrq) {
1111 dev_err(host->dev,
1112 "%s: MRQ=NULL; events=%08X; event_mask=%08X\n",
1113 __func__, events, event_mask);
1114 WARN_ON(1);
1115 break;
1116 }
1117
1118 dev_dbg(host->dev, "%s: events=%08X\n", __func__, events);
1119
1120 if (cmd)
1121 msdc_cmd_done(host, events, mrq, cmd);
1122 else if (data)
1123 msdc_data_xfer_done(host, events, mrq, data);
1124 }
1125
1126 return IRQ_HANDLED;
1127 }
1128
1129 static void msdc_init_hw(struct msdc_host *host)
1130 {
1131 u32 val;
1132
1133 /* Configure to MMC/SD mode, clock free running */
1134 sdr_set_bits(host->base + MSDC_CFG, MSDC_CFG_MODE | MSDC_CFG_CKPDN);
1135
1136 /* Reset */
1137 msdc_reset_hw(host);
1138
1139 /* Disable card detection */
1140 sdr_clr_bits(host->base + MSDC_PS, MSDC_PS_CDEN);
1141
1142 /* Disable and clear all interrupts */
1143 writel(0, host->base + MSDC_INTEN);
1144 val = readl(host->base + MSDC_INT);
1145 writel(val, host->base + MSDC_INT);
1146
1147 writel(0, host->base + MSDC_PAD_TUNE);
1148 writel(0, host->base + MSDC_IOCON);
1149 sdr_set_field(host->base + MSDC_IOCON, MSDC_IOCON_DDLSEL, 0);
1150 writel(0x403c0046, host->base + MSDC_PATCH_BIT);
1151 sdr_set_field(host->base + MSDC_PATCH_BIT, MSDC_CKGEN_MSDC_DLY_SEL, 1);
1152 writel(0xffff0089, host->base + MSDC_PATCH_BIT1);
1153 sdr_set_bits(host->base + EMMC50_CFG0, EMMC50_CFG_CFCSTS_SEL);
1154
1155 /* Configure to enable SDIO mode.
1156 * it's must otherwise sdio cmd5 failed
1157 */
1158 sdr_set_bits(host->base + SDC_CFG, SDC_CFG_SDIO);
1159
1160 /* disable detect SDIO device interrupt function */
1161 sdr_clr_bits(host->base + SDC_CFG, SDC_CFG_SDIOIDE);
1162
1163 /* Configure to default data timeout */
1164 sdr_set_field(host->base + SDC_CFG, SDC_CFG_DTOC, 3);
1165
1166 dev_dbg(host->dev, "init hardware done!");
1167 }
1168
1169 static void msdc_deinit_hw(struct msdc_host *host)
1170 {
1171 u32 val;
1172 /* Disable and clear all interrupts */
1173 writel(0, host->base + MSDC_INTEN);
1174
1175 val = readl(host->base + MSDC_INT);
1176 writel(val, host->base + MSDC_INT);
1177 }
1178
1179 /* init gpd and bd list in msdc_drv_probe */
1180 static void msdc_init_gpd_bd(struct msdc_host *host, struct msdc_dma *dma)
1181 {
1182 struct mt_gpdma_desc *gpd = dma->gpd;
1183 struct mt_bdma_desc *bd = dma->bd;
1184 int i;
1185
1186 memset(gpd, 0, sizeof(struct mt_gpdma_desc) * 2);
1187
1188 gpd->gpd_info = GPDMA_DESC_BDP; /* hwo, cs, bd pointer */
1189 gpd->ptr = (u32)dma->bd_addr; /* physical address */
1190 /* gpd->next is must set for desc DMA
1191 * That's why must alloc 2 gpd structure.
1192 */
1193 gpd->next = (u32)dma->gpd_addr + sizeof(struct mt_gpdma_desc);
1194 memset(bd, 0, sizeof(struct mt_bdma_desc) * MAX_BD_NUM);
1195 for (i = 0; i < (MAX_BD_NUM - 1); i++)
1196 bd[i].next = (u32)dma->bd_addr + sizeof(*bd) * (i + 1);
1197 }
1198
1199 static void msdc_ops_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
1200 {
1201 struct msdc_host *host = mmc_priv(mmc);
1202 int ret;
1203
1204 pm_runtime_get_sync(host->dev);
1205
1206 msdc_set_buswidth(host, ios->bus_width);
1207
1208 /* Suspend/Resume will do power off/on */
1209 switch (ios->power_mode) {
1210 case MMC_POWER_UP:
1211 if (!IS_ERR(mmc->supply.vmmc)) {
1212 msdc_init_hw(host);
1213 ret = mmc_regulator_set_ocr(mmc, mmc->supply.vmmc,
1214 ios->vdd);
1215 if (ret) {
1216 dev_err(host->dev, "Failed to set vmmc power!\n");
1217 goto end;
1218 }
1219 }
1220 break;
1221 case MMC_POWER_ON:
1222 if (!IS_ERR(mmc->supply.vqmmc) && !host->vqmmc_enabled) {
1223 ret = regulator_enable(mmc->supply.vqmmc);
1224 if (ret)
1225 dev_err(host->dev, "Failed to set vqmmc power!\n");
1226 else
1227 host->vqmmc_enabled = true;
1228 }
1229 break;
1230 case MMC_POWER_OFF:
1231 if (!IS_ERR(mmc->supply.vmmc))
1232 mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, 0);
1233
1234 if (!IS_ERR(mmc->supply.vqmmc) && host->vqmmc_enabled) {
1235 regulator_disable(mmc->supply.vqmmc);
1236 host->vqmmc_enabled = false;
1237 }
1238 break;
1239 default:
1240 break;
1241 }
1242
1243 if (host->mclk != ios->clock || host->timing != ios->timing)
1244 msdc_set_mclk(host, ios->timing, ios->clock);
1245
1246 end:
1247 pm_runtime_mark_last_busy(host->dev);
1248 pm_runtime_put_autosuspend(host->dev);
1249 }
1250
1251 static u32 test_delay_bit(u32 delay, u32 bit)
1252 {
1253 bit %= PAD_DELAY_MAX;
1254 return delay & (1 << bit);
1255 }
1256
1257 static int get_delay_len(u32 delay, u32 start_bit)
1258 {
1259 int i;
1260
1261 for (i = 0; i < (PAD_DELAY_MAX - start_bit); i++) {
1262 if (test_delay_bit(delay, start_bit + i) == 0)
1263 return i;
1264 }
1265 return PAD_DELAY_MAX - start_bit;
1266 }
1267
1268 static struct msdc_delay_phase get_best_delay(struct msdc_host *host, u32 delay)
1269 {
1270 int start = 0, len = 0;
1271 int start_final = 0, len_final = 0;
1272 u8 final_phase = 0xff;
1273 struct msdc_delay_phase delay_phase = { 0, };
1274
1275 if (delay == 0) {
1276 dev_err(host->dev, "phase error: [map:%x]\n", delay);
1277 delay_phase.final_phase = final_phase;
1278 return delay_phase;
1279 }
1280
1281 while (start < PAD_DELAY_MAX) {
1282 len = get_delay_len(delay, start);
1283 if (len_final < len) {
1284 start_final = start;
1285 len_final = len;
1286 }
1287 start += len ? len : 1;
1288 if (len >= 8 && start_final < 4)
1289 break;
1290 }
1291
1292 /* The rule is that to find the smallest delay cell */
1293 if (start_final == 0)
1294 final_phase = (start_final + len_final / 3) % PAD_DELAY_MAX;
1295 else
1296 final_phase = (start_final + len_final / 2) % PAD_DELAY_MAX;
1297 dev_info(host->dev, "phase: [map:%x] [maxlen:%d] [final:%d]\n",
1298 delay, len_final, final_phase);
1299
1300 delay_phase.maxlen = len_final;
1301 delay_phase.start = start_final;
1302 delay_phase.final_phase = final_phase;
1303 return delay_phase;
1304 }
1305
1306 static int msdc_tune_response(struct mmc_host *mmc, u32 opcode)
1307 {
1308 struct msdc_host *host = mmc_priv(mmc);
1309 u32 rise_delay = 0, fall_delay = 0;
1310 struct msdc_delay_phase final_rise_delay, final_fall_delay;
1311 u8 final_delay, final_maxlen;
1312 int cmd_err;
1313 int i;
1314
1315 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_RSPL);
1316 for (i = 0 ; i < PAD_DELAY_MAX; i++) {
1317 sdr_set_field(host->base + MSDC_PAD_TUNE,
1318 MSDC_PAD_TUNE_CMDRDLY, i);
1319 mmc_send_tuning(mmc, opcode, &cmd_err);
1320 if (!cmd_err)
1321 rise_delay |= (1 << i);
1322 }
1323
1324 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_RSPL);
1325 for (i = 0; i < PAD_DELAY_MAX; i++) {
1326 sdr_set_field(host->base + MSDC_PAD_TUNE,
1327 MSDC_PAD_TUNE_CMDRDLY, i);
1328 mmc_send_tuning(mmc, opcode, &cmd_err);
1329 if (!cmd_err)
1330 fall_delay |= (1 << i);
1331 }
1332
1333 final_rise_delay = get_best_delay(host, rise_delay);
1334 final_fall_delay = get_best_delay(host, fall_delay);
1335
1336 final_maxlen = max(final_rise_delay.maxlen, final_fall_delay.maxlen);
1337 if (final_maxlen == final_rise_delay.maxlen) {
1338 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_RSPL);
1339 sdr_set_field(host->base + MSDC_PAD_TUNE, MSDC_PAD_TUNE_CMDRDLY,
1340 final_rise_delay.final_phase);
1341 final_delay = final_rise_delay.final_phase;
1342 } else {
1343 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_RSPL);
1344 sdr_set_field(host->base + MSDC_PAD_TUNE, MSDC_PAD_TUNE_CMDRDLY,
1345 final_fall_delay.final_phase);
1346 final_delay = final_fall_delay.final_phase;
1347 }
1348
1349 return final_delay == 0xff ? -EIO : 0;
1350 }
1351
1352 static int msdc_tune_data(struct mmc_host *mmc, u32 opcode)
1353 {
1354 struct msdc_host *host = mmc_priv(mmc);
1355 u32 rise_delay = 0, fall_delay = 0;
1356 struct msdc_delay_phase final_rise_delay, final_fall_delay;
1357 u8 final_delay, final_maxlen;
1358 int i, ret;
1359
1360 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_DSPL);
1361 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_W_DSPL);
1362 for (i = 0 ; i < PAD_DELAY_MAX; i++) {
1363 sdr_set_field(host->base + MSDC_PAD_TUNE,
1364 MSDC_PAD_TUNE_DATRRDLY, i);
1365 ret = mmc_send_tuning(mmc, opcode, NULL);
1366 if (!ret)
1367 rise_delay |= (1 << i);
1368 }
1369
1370 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_DSPL);
1371 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_W_DSPL);
1372 for (i = 0; i < PAD_DELAY_MAX; i++) {
1373 sdr_set_field(host->base + MSDC_PAD_TUNE,
1374 MSDC_PAD_TUNE_DATRRDLY, i);
1375 ret = mmc_send_tuning(mmc, opcode, NULL);
1376 if (!ret)
1377 fall_delay |= (1 << i);
1378 }
1379
1380 final_rise_delay = get_best_delay(host, rise_delay);
1381 final_fall_delay = get_best_delay(host, fall_delay);
1382
1383 final_maxlen = max(final_rise_delay.maxlen, final_fall_delay.maxlen);
1384 /* Rising edge is more stable, prefer to use it */
1385 if (final_rise_delay.maxlen >= 10)
1386 final_maxlen = final_rise_delay.maxlen;
1387 if (final_maxlen == final_rise_delay.maxlen) {
1388 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_DSPL);
1389 sdr_clr_bits(host->base + MSDC_IOCON, MSDC_IOCON_W_DSPL);
1390 sdr_set_field(host->base + MSDC_PAD_TUNE,
1391 MSDC_PAD_TUNE_DATRRDLY,
1392 final_rise_delay.final_phase);
1393 final_delay = final_rise_delay.final_phase;
1394 } else {
1395 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_DSPL);
1396 sdr_set_bits(host->base + MSDC_IOCON, MSDC_IOCON_W_DSPL);
1397 sdr_set_field(host->base + MSDC_PAD_TUNE,
1398 MSDC_PAD_TUNE_DATRRDLY,
1399 final_fall_delay.final_phase);
1400 final_delay = final_fall_delay.final_phase;
1401 }
1402
1403 return final_delay == 0xff ? -EIO : 0;
1404 }
1405
1406 static int msdc_execute_tuning(struct mmc_host *mmc, u32 opcode)
1407 {
1408 struct msdc_host *host = mmc_priv(mmc);
1409 int ret;
1410
1411 pm_runtime_get_sync(host->dev);
1412 ret = msdc_tune_response(mmc, opcode);
1413 if (ret == -EIO) {
1414 dev_err(host->dev, "Tune response fail!\n");
1415 goto out;
1416 }
1417 ret = msdc_tune_data(mmc, opcode);
1418 if (ret == -EIO)
1419 dev_err(host->dev, "Tune data fail!\n");
1420
1421 out:
1422 pm_runtime_mark_last_busy(host->dev);
1423 pm_runtime_put_autosuspend(host->dev);
1424 return ret;
1425 }
1426
1427 static int msdc_prepare_hs400_tuning(struct mmc_host *mmc, struct mmc_ios *ios)
1428 {
1429 struct msdc_host *host = mmc_priv(mmc);
1430
1431 writel(host->hs400_ds_delay, host->base + PAD_DS_TUNE);
1432 return 0;
1433 }
1434
1435 static void msdc_hw_reset(struct mmc_host *mmc)
1436 {
1437 struct msdc_host *host = mmc_priv(mmc);
1438
1439 sdr_set_bits(host->base + EMMC_IOCON, 1);
1440 udelay(10); /* 10us is enough */
1441 sdr_clr_bits(host->base + EMMC_IOCON, 1);
1442 }
1443
1444 static struct mmc_host_ops mt_msdc_ops = {
1445 .post_req = msdc_post_req,
1446 .pre_req = msdc_pre_req,
1447 .request = msdc_ops_request,
1448 .set_ios = msdc_ops_set_ios,
1449 .get_ro = mmc_gpio_get_ro,
1450 .start_signal_voltage_switch = msdc_ops_switch_volt,
1451 .card_busy = msdc_card_busy,
1452 .execute_tuning = msdc_execute_tuning,
1453 .prepare_hs400_tuning = msdc_prepare_hs400_tuning,
1454 .hw_reset = msdc_hw_reset,
1455 };
1456
1457 static int msdc_drv_probe(struct platform_device *pdev)
1458 {
1459 struct mmc_host *mmc;
1460 struct msdc_host *host;
1461 struct resource *res;
1462 int ret;
1463
1464 if (!pdev->dev.of_node) {
1465 dev_err(&pdev->dev, "No DT found\n");
1466 return -EINVAL;
1467 }
1468 /* Allocate MMC host for this device */
1469 mmc = mmc_alloc_host(sizeof(struct msdc_host), &pdev->dev);
1470 if (!mmc)
1471 return -ENOMEM;
1472
1473 host = mmc_priv(mmc);
1474 ret = mmc_of_parse(mmc);
1475 if (ret)
1476 goto host_free;
1477
1478 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1479 host->base = devm_ioremap_resource(&pdev->dev, res);
1480 if (IS_ERR(host->base)) {
1481 ret = PTR_ERR(host->base);
1482 goto host_free;
1483 }
1484
1485 ret = mmc_regulator_get_supply(mmc);
1486 if (ret == -EPROBE_DEFER)
1487 goto host_free;
1488
1489 host->src_clk = devm_clk_get(&pdev->dev, "source");
1490 if (IS_ERR(host->src_clk)) {
1491 ret = PTR_ERR(host->src_clk);
1492 goto host_free;
1493 }
1494
1495 host->h_clk = devm_clk_get(&pdev->dev, "hclk");
1496 if (IS_ERR(host->h_clk)) {
1497 ret = PTR_ERR(host->h_clk);
1498 goto host_free;
1499 }
1500
1501 host->irq = platform_get_irq(pdev, 0);
1502 if (host->irq < 0) {
1503 ret = -EINVAL;
1504 goto host_free;
1505 }
1506
1507 host->pinctrl = devm_pinctrl_get(&pdev->dev);
1508 if (IS_ERR(host->pinctrl)) {
1509 ret = PTR_ERR(host->pinctrl);
1510 dev_err(&pdev->dev, "Cannot find pinctrl!\n");
1511 goto host_free;
1512 }
1513
1514 host->pins_default = pinctrl_lookup_state(host->pinctrl, "default");
1515 if (IS_ERR(host->pins_default)) {
1516 ret = PTR_ERR(host->pins_default);
1517 dev_err(&pdev->dev, "Cannot find pinctrl default!\n");
1518 goto host_free;
1519 }
1520
1521 host->pins_uhs = pinctrl_lookup_state(host->pinctrl, "state_uhs");
1522 if (IS_ERR(host->pins_uhs)) {
1523 ret = PTR_ERR(host->pins_uhs);
1524 dev_err(&pdev->dev, "Cannot find pinctrl uhs!\n");
1525 goto host_free;
1526 }
1527
1528 if (!of_property_read_u32(pdev->dev.of_node, "hs400-ds-delay",
1529 &host->hs400_ds_delay))
1530 dev_dbg(&pdev->dev, "hs400-ds-delay: %x\n",
1531 host->hs400_ds_delay);
1532
1533 host->dev = &pdev->dev;
1534 host->mmc = mmc;
1535 host->src_clk_freq = clk_get_rate(host->src_clk);
1536 /* Set host parameters to mmc */
1537 mmc->ops = &mt_msdc_ops;
1538 mmc->f_min = host->src_clk_freq / (4 * 255);
1539
1540 mmc->caps |= MMC_CAP_ERASE | MMC_CAP_CMD23;
1541 /* MMC core transfer sizes tunable parameters */
1542 mmc->max_segs = MAX_BD_NUM;
1543 mmc->max_seg_size = BDMA_DESC_BUFLEN;
1544 mmc->max_blk_size = 2048;
1545 mmc->max_req_size = 512 * 1024;
1546 mmc->max_blk_count = mmc->max_req_size / 512;
1547 host->dma_mask = DMA_BIT_MASK(32);
1548 mmc_dev(mmc)->dma_mask = &host->dma_mask;
1549
1550 host->timeout_clks = 3 * 1048576;
1551 host->dma.gpd = dma_alloc_coherent(&pdev->dev,
1552 2 * sizeof(struct mt_gpdma_desc),
1553 &host->dma.gpd_addr, GFP_KERNEL);
1554 host->dma.bd = dma_alloc_coherent(&pdev->dev,
1555 MAX_BD_NUM * sizeof(struct mt_bdma_desc),
1556 &host->dma.bd_addr, GFP_KERNEL);
1557 if (!host->dma.gpd || !host->dma.bd) {
1558 ret = -ENOMEM;
1559 goto release_mem;
1560 }
1561 msdc_init_gpd_bd(host, &host->dma);
1562 INIT_DELAYED_WORK(&host->req_timeout, msdc_request_timeout);
1563 spin_lock_init(&host->lock);
1564
1565 platform_set_drvdata(pdev, mmc);
1566 msdc_ungate_clock(host);
1567 msdc_init_hw(host);
1568
1569 ret = devm_request_irq(&pdev->dev, host->irq, msdc_irq,
1570 IRQF_TRIGGER_LOW | IRQF_ONESHOT, pdev->name, host);
1571 if (ret)
1572 goto release;
1573
1574 pm_runtime_set_active(host->dev);
1575 pm_runtime_set_autosuspend_delay(host->dev, MTK_MMC_AUTOSUSPEND_DELAY);
1576 pm_runtime_use_autosuspend(host->dev);
1577 pm_runtime_enable(host->dev);
1578 ret = mmc_add_host(mmc);
1579
1580 if (ret)
1581 goto end;
1582
1583 return 0;
1584 end:
1585 pm_runtime_disable(host->dev);
1586 release:
1587 platform_set_drvdata(pdev, NULL);
1588 msdc_deinit_hw(host);
1589 msdc_gate_clock(host);
1590 release_mem:
1591 if (host->dma.gpd)
1592 dma_free_coherent(&pdev->dev,
1593 2 * sizeof(struct mt_gpdma_desc),
1594 host->dma.gpd, host->dma.gpd_addr);
1595 if (host->dma.bd)
1596 dma_free_coherent(&pdev->dev,
1597 MAX_BD_NUM * sizeof(struct mt_bdma_desc),
1598 host->dma.bd, host->dma.bd_addr);
1599 host_free:
1600 mmc_free_host(mmc);
1601
1602 return ret;
1603 }
1604
1605 static int msdc_drv_remove(struct platform_device *pdev)
1606 {
1607 struct mmc_host *mmc;
1608 struct msdc_host *host;
1609
1610 mmc = platform_get_drvdata(pdev);
1611 host = mmc_priv(mmc);
1612
1613 pm_runtime_get_sync(host->dev);
1614
1615 platform_set_drvdata(pdev, NULL);
1616 mmc_remove_host(host->mmc);
1617 msdc_deinit_hw(host);
1618 msdc_gate_clock(host);
1619
1620 pm_runtime_disable(host->dev);
1621 pm_runtime_put_noidle(host->dev);
1622 dma_free_coherent(&pdev->dev,
1623 sizeof(struct mt_gpdma_desc),
1624 host->dma.gpd, host->dma.gpd_addr);
1625 dma_free_coherent(&pdev->dev, MAX_BD_NUM * sizeof(struct mt_bdma_desc),
1626 host->dma.bd, host->dma.bd_addr);
1627
1628 mmc_free_host(host->mmc);
1629
1630 return 0;
1631 }
1632
1633 #ifdef CONFIG_PM
1634 static void msdc_save_reg(struct msdc_host *host)
1635 {
1636 host->save_para.msdc_cfg = readl(host->base + MSDC_CFG);
1637 host->save_para.iocon = readl(host->base + MSDC_IOCON);
1638 host->save_para.sdc_cfg = readl(host->base + SDC_CFG);
1639 host->save_para.pad_tune = readl(host->base + MSDC_PAD_TUNE);
1640 host->save_para.patch_bit0 = readl(host->base + MSDC_PATCH_BIT);
1641 host->save_para.patch_bit1 = readl(host->base + MSDC_PATCH_BIT1);
1642 host->save_para.pad_ds_tune = readl(host->base + PAD_DS_TUNE);
1643 host->save_para.emmc50_cfg0 = readl(host->base + EMMC50_CFG0);
1644 }
1645
1646 static void msdc_restore_reg(struct msdc_host *host)
1647 {
1648 writel(host->save_para.msdc_cfg, host->base + MSDC_CFG);
1649 writel(host->save_para.iocon, host->base + MSDC_IOCON);
1650 writel(host->save_para.sdc_cfg, host->base + SDC_CFG);
1651 writel(host->save_para.pad_tune, host->base + MSDC_PAD_TUNE);
1652 writel(host->save_para.patch_bit0, host->base + MSDC_PATCH_BIT);
1653 writel(host->save_para.patch_bit1, host->base + MSDC_PATCH_BIT1);
1654 writel(host->save_para.pad_ds_tune, host->base + PAD_DS_TUNE);
1655 writel(host->save_para.emmc50_cfg0, host->base + EMMC50_CFG0);
1656 }
1657
1658 static int msdc_runtime_suspend(struct device *dev)
1659 {
1660 struct mmc_host *mmc = dev_get_drvdata(dev);
1661 struct msdc_host *host = mmc_priv(mmc);
1662
1663 msdc_save_reg(host);
1664 msdc_gate_clock(host);
1665 return 0;
1666 }
1667
1668 static int msdc_runtime_resume(struct device *dev)
1669 {
1670 struct mmc_host *mmc = dev_get_drvdata(dev);
1671 struct msdc_host *host = mmc_priv(mmc);
1672
1673 msdc_ungate_clock(host);
1674 msdc_restore_reg(host);
1675 return 0;
1676 }
1677 #endif
1678
1679 static const struct dev_pm_ops msdc_dev_pm_ops = {
1680 SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
1681 pm_runtime_force_resume)
1682 SET_RUNTIME_PM_OPS(msdc_runtime_suspend, msdc_runtime_resume, NULL)
1683 };
1684
1685 static const struct of_device_id msdc_of_ids[] = {
1686 { .compatible = "mediatek,mt8135-mmc", },
1687 {}
1688 };
1689
1690 static struct platform_driver mt_msdc_driver = {
1691 .probe = msdc_drv_probe,
1692 .remove = msdc_drv_remove,
1693 .driver = {
1694 .name = "mtk-msdc",
1695 .of_match_table = msdc_of_ids,
1696 .pm = &msdc_dev_pm_ops,
1697 },
1698 };
1699
1700 module_platform_driver(mt_msdc_driver);
1701 MODULE_LICENSE("GPL v2");
1702 MODULE_DESCRIPTION("MediaTek SD/MMC Card Driver");
Ubuntu Artful kernel mirror