1 /* linux/drivers/mmc/host/sdhci-s3c.c
3 * Copyright 2008 Openmoko Inc.
4 * Copyright 2008 Simtec Electronics
5 * Ben Dooks <ben@simtec.co.uk>
6 * http://armlinux.simtec.co.uk/
8 * SDHCI (HSMMC) support for Samsung SoC
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
15 #include <linux/spinlock.h>
16 #include <linux/delay.h>
17 #include <linux/dma-mapping.h>
18 #include <linux/platform_device.h>
19 #include <linux/platform_data/mmc-sdhci-s3c.h>
20 #include <linux/slab.h>
21 #include <linux/clk.h>
23 #include <linux/gpio.h>
24 #include <linux/module.h>
26 #include <linux/of_gpio.h>
28 #include <linux/pm_runtime.h>
30 #include <linux/mmc/host.h>
34 #define MAX_BUS_CLK (4)
36 #define S3C_SDHCI_CONTROL2 (0x80)
37 #define S3C_SDHCI_CONTROL3 (0x84)
38 #define S3C64XX_SDHCI_CONTROL4 (0x8C)
40 #define S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR BIT(31)
41 #define S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK BIT(30)
42 #define S3C_SDHCI_CTRL2_CDINVRXD3 BIT(29)
43 #define S3C_SDHCI_CTRL2_SLCARDOUT BIT(28)
45 #define S3C_SDHCI_CTRL2_FLTCLKSEL_MASK (0xf << 24)
46 #define S3C_SDHCI_CTRL2_FLTCLKSEL_SHIFT (24)
47 #define S3C_SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24)
49 #define S3C_SDHCI_CTRL2_LVLDAT_MASK (0xff << 16)
50 #define S3C_SDHCI_CTRL2_LVLDAT_SHIFT (16)
51 #define S3C_SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16)
53 #define S3C_SDHCI_CTRL2_ENFBCLKTX BIT(15)
54 #define S3C_SDHCI_CTRL2_ENFBCLKRX BIT(14)
55 #define S3C_SDHCI_CTRL2_SDCDSEL BIT(13)
56 #define S3C_SDHCI_CTRL2_SDSIGPC BIT(12)
57 #define S3C_SDHCI_CTRL2_ENBUSYCHKTXSTART BIT(11)
59 #define S3C_SDHCI_CTRL2_DFCNT_MASK (0x3 << 9)
60 #define S3C_SDHCI_CTRL2_DFCNT_SHIFT (9)
61 #define S3C_SDHCI_CTRL2_DFCNT_NONE (0x0 << 9)
62 #define S3C_SDHCI_CTRL2_DFCNT_4SDCLK (0x1 << 9)
63 #define S3C_SDHCI_CTRL2_DFCNT_16SDCLK (0x2 << 9)
64 #define S3C_SDHCI_CTRL2_DFCNT_64SDCLK (0x3 << 9)
66 #define S3C_SDHCI_CTRL2_ENCLKOUTHOLD BIT(8)
67 #define S3C_SDHCI_CTRL2_RWAITMODE BIT(7)
68 #define S3C_SDHCI_CTRL2_DISBUFRD BIT(6)
70 #define S3C_SDHCI_CTRL2_SELBASECLK_MASK (0x3 << 4)
71 #define S3C_SDHCI_CTRL2_SELBASECLK_SHIFT (4)
72 #define S3C_SDHCI_CTRL2_PWRSYNC BIT(3)
73 #define S3C_SDHCI_CTRL2_ENCLKOUTMSKCON BIT(1)
74 #define S3C_SDHCI_CTRL2_HWINITFIN BIT(0)
76 #define S3C_SDHCI_CTRL3_FCSEL3 BIT(31)
77 #define S3C_SDHCI_CTRL3_FCSEL2 BIT(23)
78 #define S3C_SDHCI_CTRL3_FCSEL1 BIT(15)
79 #define S3C_SDHCI_CTRL3_FCSEL0 BIT(7)
81 #define S3C_SDHCI_CTRL3_FIA3_MASK (0x7f << 24)
82 #define S3C_SDHCI_CTRL3_FIA3_SHIFT (24)
83 #define S3C_SDHCI_CTRL3_FIA3(_x) ((_x) << 24)
85 #define S3C_SDHCI_CTRL3_FIA2_MASK (0x7f << 16)
86 #define S3C_SDHCI_CTRL3_FIA2_SHIFT (16)
87 #define S3C_SDHCI_CTRL3_FIA2(_x) ((_x) << 16)
89 #define S3C_SDHCI_CTRL3_FIA1_MASK (0x7f << 8)
90 #define S3C_SDHCI_CTRL3_FIA1_SHIFT (8)
91 #define S3C_SDHCI_CTRL3_FIA1(_x) ((_x) << 8)
93 #define S3C_SDHCI_CTRL3_FIA0_MASK (0x7f << 0)
94 #define S3C_SDHCI_CTRL3_FIA0_SHIFT (0)
95 #define S3C_SDHCI_CTRL3_FIA0(_x) ((_x) << 0)
97 #define S3C64XX_SDHCI_CONTROL4_DRIVE_MASK (0x3 << 16)
98 #define S3C64XX_SDHCI_CONTROL4_DRIVE_SHIFT (16)
99 #define S3C64XX_SDHCI_CONTROL4_DRIVE_2mA (0x0 << 16)
100 #define S3C64XX_SDHCI_CONTROL4_DRIVE_4mA (0x1 << 16)
101 #define S3C64XX_SDHCI_CONTROL4_DRIVE_7mA (0x2 << 16)
102 #define S3C64XX_SDHCI_CONTROL4_DRIVE_9mA (0x3 << 16)
104 #define S3C64XX_SDHCI_CONTROL4_BUSY (1)
107 * struct sdhci_s3c - S3C SDHCI instance
108 * @host: The SDHCI host created
109 * @pdev: The platform device we where created from.
110 * @ioarea: The resource created when we claimed the IO area.
111 * @pdata: The platform data for this controller.
112 * @cur_clk: The index of the current bus clock.
113 * @clk_io: The clock for the internal bus interface.
114 * @clk_bus: The clocks that are available for the SD/MMC bus clock.
117 struct sdhci_host
*host
;
118 struct platform_device
*pdev
;
119 struct resource
*ioarea
;
120 struct s3c_sdhci_platdata
*pdata
;
126 struct clk
*clk_bus
[MAX_BUS_CLK
];
127 unsigned long clk_rates
[MAX_BUS_CLK
];
133 * struct sdhci_s3c_driver_data - S3C SDHCI platform specific driver data
134 * @sdhci_quirks: sdhci host specific quirks.
136 * Specifies platform specific configuration of sdhci controller.
137 * Note: A structure for driver specific platform data is used for future
138 * expansion of its usage.
140 struct sdhci_s3c_drv_data
{
141 unsigned int sdhci_quirks
;
145 static inline struct sdhci_s3c
*to_s3c(struct sdhci_host
*host
)
147 return sdhci_priv(host
);
151 * sdhci_s3c_get_max_clk - callback to get maximum clock frequency.
152 * @host: The SDHCI host instance.
154 * Callback to return the maximum clock rate acheivable by the controller.
156 static unsigned int sdhci_s3c_get_max_clk(struct sdhci_host
*host
)
158 struct sdhci_s3c
*ourhost
= to_s3c(host
);
159 unsigned long rate
, max
= 0;
162 for (src
= 0; src
< MAX_BUS_CLK
; src
++) {
163 rate
= ourhost
->clk_rates
[src
];
172 * sdhci_s3c_consider_clock - consider one the bus clocks for current setting
173 * @ourhost: Our SDHCI instance.
174 * @src: The source clock index.
175 * @wanted: The clock frequency wanted.
177 static unsigned int sdhci_s3c_consider_clock(struct sdhci_s3c
*ourhost
,
182 struct clk
*clksrc
= ourhost
->clk_bus
[src
];
189 * If controller uses a non-standard clock division, find the best clock
190 * speed possible with selected clock source and skip the division.
192 if (ourhost
->no_divider
) {
193 spin_unlock_irq(&ourhost
->host
->lock
);
194 rate
= clk_round_rate(clksrc
, wanted
);
195 spin_lock_irq(&ourhost
->host
->lock
);
196 return wanted
- rate
;
199 rate
= ourhost
->clk_rates
[src
];
201 for (shift
= 0; shift
<= 8; ++shift
) {
202 if ((rate
>> shift
) <= wanted
)
207 dev_dbg(&ourhost
->pdev
->dev
,
208 "clk %d: rate %ld, min rate %lu > wanted %u\n",
209 src
, rate
, rate
/ 256, wanted
);
213 dev_dbg(&ourhost
->pdev
->dev
, "clk %d: rate %ld, want %d, got %ld\n",
214 src
, rate
, wanted
, rate
>> shift
);
216 return wanted
- (rate
>> shift
);
220 * sdhci_s3c_set_clock - callback on clock change
221 * @host: The SDHCI host being changed
222 * @clock: The clock rate being requested.
224 * When the card's clock is going to be changed, look at the new frequency
225 * and find the best clock source to go with it.
227 static void sdhci_s3c_set_clock(struct sdhci_host
*host
, unsigned int clock
)
229 struct sdhci_s3c
*ourhost
= to_s3c(host
);
230 unsigned int best
= UINT_MAX
;
236 host
->mmc
->actual_clock
= 0;
238 /* don't bother if the clock is going off. */
240 sdhci_set_clock(host
, clock
);
244 for (src
= 0; src
< MAX_BUS_CLK
; src
++) {
245 delta
= sdhci_s3c_consider_clock(ourhost
, src
, clock
);
252 dev_dbg(&ourhost
->pdev
->dev
,
253 "selected source %d, clock %d, delta %d\n",
254 best_src
, clock
, best
);
256 /* select the new clock source */
257 if (ourhost
->cur_clk
!= best_src
) {
258 struct clk
*clk
= ourhost
->clk_bus
[best_src
];
260 clk_prepare_enable(clk
);
261 if (ourhost
->cur_clk
>= 0)
262 clk_disable_unprepare(
263 ourhost
->clk_bus
[ourhost
->cur_clk
]);
265 ourhost
->cur_clk
= best_src
;
266 host
->max_clk
= ourhost
->clk_rates
[best_src
];
269 /* turn clock off to card before changing clock source */
270 writew(0, host
->ioaddr
+ SDHCI_CLOCK_CONTROL
);
272 ctrl
= readl(host
->ioaddr
+ S3C_SDHCI_CONTROL2
);
273 ctrl
&= ~S3C_SDHCI_CTRL2_SELBASECLK_MASK
;
274 ctrl
|= best_src
<< S3C_SDHCI_CTRL2_SELBASECLK_SHIFT
;
275 writel(ctrl
, host
->ioaddr
+ S3C_SDHCI_CONTROL2
);
277 /* reprogram default hardware configuration */
278 writel(S3C64XX_SDHCI_CONTROL4_DRIVE_9mA
,
279 host
->ioaddr
+ S3C64XX_SDHCI_CONTROL4
);
281 ctrl
= readl(host
->ioaddr
+ S3C_SDHCI_CONTROL2
);
282 ctrl
|= (S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR
|
283 S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK
|
284 S3C_SDHCI_CTRL2_ENFBCLKRX
|
285 S3C_SDHCI_CTRL2_DFCNT_NONE
|
286 S3C_SDHCI_CTRL2_ENCLKOUTHOLD
);
287 writel(ctrl
, host
->ioaddr
+ S3C_SDHCI_CONTROL2
);
289 /* reconfigure the controller for new clock rate */
290 ctrl
= (S3C_SDHCI_CTRL3_FCSEL1
| S3C_SDHCI_CTRL3_FCSEL0
);
291 if (clock
< 25 * 1000000)
292 ctrl
|= (S3C_SDHCI_CTRL3_FCSEL3
| S3C_SDHCI_CTRL3_FCSEL2
);
293 writel(ctrl
, host
->ioaddr
+ S3C_SDHCI_CONTROL3
);
295 sdhci_set_clock(host
, clock
);
299 * sdhci_s3c_get_min_clock - callback to get minimal supported clock value
300 * @host: The SDHCI host being queried
302 * To init mmc host properly a minimal clock value is needed. For high system
303 * bus clock's values the standard formula gives values out of allowed range.
304 * The clock still can be set to lower values, if clock source other then
305 * system bus is selected.
307 static unsigned int sdhci_s3c_get_min_clock(struct sdhci_host
*host
)
309 struct sdhci_s3c
*ourhost
= to_s3c(host
);
310 unsigned long rate
, min
= ULONG_MAX
;
313 for (src
= 0; src
< MAX_BUS_CLK
; src
++) {
314 rate
= ourhost
->clk_rates
[src
] / 256;
324 /* sdhci_cmu_get_max_clk - callback to get maximum clock frequency.*/
325 static unsigned int sdhci_cmu_get_max_clock(struct sdhci_host
*host
)
327 struct sdhci_s3c
*ourhost
= to_s3c(host
);
328 unsigned long rate
, max
= 0;
331 for (src
= 0; src
< MAX_BUS_CLK
; src
++) {
334 clk
= ourhost
->clk_bus
[src
];
338 rate
= clk_round_rate(clk
, ULONG_MAX
);
346 /* sdhci_cmu_get_min_clock - callback to get minimal supported clock value. */
347 static unsigned int sdhci_cmu_get_min_clock(struct sdhci_host
*host
)
349 struct sdhci_s3c
*ourhost
= to_s3c(host
);
350 unsigned long rate
, min
= ULONG_MAX
;
353 for (src
= 0; src
< MAX_BUS_CLK
; src
++) {
356 clk
= ourhost
->clk_bus
[src
];
360 rate
= clk_round_rate(clk
, 0);
368 /* sdhci_cmu_set_clock - callback on clock change.*/
369 static void sdhci_cmu_set_clock(struct sdhci_host
*host
, unsigned int clock
)
371 struct sdhci_s3c
*ourhost
= to_s3c(host
);
372 struct device
*dev
= &ourhost
->pdev
->dev
;
373 unsigned long timeout
;
377 host
->mmc
->actual_clock
= 0;
379 /* If the clock is going off, set to 0 at clock control register */
381 sdhci_writew(host
, 0, SDHCI_CLOCK_CONTROL
);
385 sdhci_s3c_set_clock(host
, clock
);
387 /* Reset SD Clock Enable */
388 clk
= sdhci_readw(host
, SDHCI_CLOCK_CONTROL
);
389 clk
&= ~SDHCI_CLOCK_CARD_EN
;
390 sdhci_writew(host
, clk
, SDHCI_CLOCK_CONTROL
);
392 spin_unlock_irq(&host
->lock
);
393 ret
= clk_set_rate(ourhost
->clk_bus
[ourhost
->cur_clk
], clock
);
394 spin_lock_irq(&host
->lock
);
396 dev_err(dev
, "%s: failed to set clock rate %uHz\n",
397 mmc_hostname(host
->mmc
), clock
);
401 clk
= SDHCI_CLOCK_INT_EN
;
402 sdhci_writew(host
, clk
, SDHCI_CLOCK_CONTROL
);
406 while (!((clk
= sdhci_readw(host
, SDHCI_CLOCK_CONTROL
))
407 & SDHCI_CLOCK_INT_STABLE
)) {
409 dev_err(dev
, "%s: Internal clock never stabilised.\n",
410 mmc_hostname(host
->mmc
));
417 clk
|= SDHCI_CLOCK_CARD_EN
;
418 sdhci_writew(host
, clk
, SDHCI_CLOCK_CONTROL
);
422 * sdhci_s3c_set_bus_width - support 8bit buswidth
423 * @host: The SDHCI host being queried
424 * @width: MMC_BUS_WIDTH_ macro for the bus width being requested
426 * We have 8-bit width support but is not a v3 controller.
427 * So we add platform_bus_width() and support 8bit width.
429 static void sdhci_s3c_set_bus_width(struct sdhci_host
*host
, int width
)
433 ctrl
= sdhci_readb(host
, SDHCI_HOST_CONTROL
);
436 case MMC_BUS_WIDTH_8
:
437 ctrl
|= SDHCI_CTRL_8BITBUS
;
438 ctrl
&= ~SDHCI_CTRL_4BITBUS
;
440 case MMC_BUS_WIDTH_4
:
441 ctrl
|= SDHCI_CTRL_4BITBUS
;
442 ctrl
&= ~SDHCI_CTRL_8BITBUS
;
445 ctrl
&= ~SDHCI_CTRL_4BITBUS
;
446 ctrl
&= ~SDHCI_CTRL_8BITBUS
;
450 sdhci_writeb(host
, ctrl
, SDHCI_HOST_CONTROL
);
453 static struct sdhci_ops sdhci_s3c_ops
= {
454 .get_max_clock
= sdhci_s3c_get_max_clk
,
455 .set_clock
= sdhci_s3c_set_clock
,
456 .get_min_clock
= sdhci_s3c_get_min_clock
,
457 .set_bus_width
= sdhci_s3c_set_bus_width
,
458 .reset
= sdhci_reset
,
459 .set_uhs_signaling
= sdhci_set_uhs_signaling
,
463 static int sdhci_s3c_parse_dt(struct device
*dev
,
464 struct sdhci_host
*host
, struct s3c_sdhci_platdata
*pdata
)
466 struct device_node
*node
= dev
->of_node
;
469 /* if the bus-width property is not specified, assume width as 1 */
470 if (of_property_read_u32(node
, "bus-width", &max_width
))
472 pdata
->max_width
= max_width
;
474 /* get the card detection method */
475 if (of_get_property(node
, "broken-cd", NULL
)) {
476 pdata
->cd_type
= S3C_SDHCI_CD_NONE
;
480 if (of_get_property(node
, "non-removable", NULL
)) {
481 pdata
->cd_type
= S3C_SDHCI_CD_PERMANENT
;
485 if (of_get_named_gpio(node
, "cd-gpios", 0))
488 /* assuming internal card detect that will be configured by pinctrl */
489 pdata
->cd_type
= S3C_SDHCI_CD_INTERNAL
;
493 static int sdhci_s3c_parse_dt(struct device
*dev
,
494 struct sdhci_host
*host
, struct s3c_sdhci_platdata
*pdata
)
500 static const struct of_device_id sdhci_s3c_dt_match
[];
502 static inline struct sdhci_s3c_drv_data
*sdhci_s3c_get_driver_data(
503 struct platform_device
*pdev
)
506 if (pdev
->dev
.of_node
) {
507 const struct of_device_id
*match
;
508 match
= of_match_node(sdhci_s3c_dt_match
, pdev
->dev
.of_node
);
509 return (struct sdhci_s3c_drv_data
*)match
->data
;
512 return (struct sdhci_s3c_drv_data
*)
513 platform_get_device_id(pdev
)->driver_data
;
516 static int sdhci_s3c_probe(struct platform_device
*pdev
)
518 struct s3c_sdhci_platdata
*pdata
;
519 struct sdhci_s3c_drv_data
*drv_data
;
520 struct device
*dev
= &pdev
->dev
;
521 struct sdhci_host
*host
;
522 struct sdhci_s3c
*sc
;
523 struct resource
*res
;
524 int ret
, irq
, ptr
, clks
;
526 if (!pdev
->dev
.platform_data
&& !pdev
->dev
.of_node
) {
527 dev_err(dev
, "no device data specified\n");
531 irq
= platform_get_irq(pdev
, 0);
533 dev_err(dev
, "no irq specified\n");
537 host
= sdhci_alloc_host(dev
, sizeof(struct sdhci_s3c
));
539 dev_err(dev
, "sdhci_alloc_host() failed\n");
540 return PTR_ERR(host
);
542 sc
= sdhci_priv(host
);
544 pdata
= devm_kzalloc(&pdev
->dev
, sizeof(*pdata
), GFP_KERNEL
);
547 goto err_pdata_io_clk
;
550 if (pdev
->dev
.of_node
) {
551 ret
= sdhci_s3c_parse_dt(&pdev
->dev
, host
, pdata
);
553 goto err_pdata_io_clk
;
555 memcpy(pdata
, pdev
->dev
.platform_data
, sizeof(*pdata
));
556 sc
->ext_cd_gpio
= -1; /* invalid gpio number */
559 drv_data
= sdhci_s3c_get_driver_data(pdev
);
566 platform_set_drvdata(pdev
, host
);
568 sc
->clk_io
= devm_clk_get(dev
, "hsmmc");
569 if (IS_ERR(sc
->clk_io
)) {
570 dev_err(dev
, "failed to get io clock\n");
571 ret
= PTR_ERR(sc
->clk_io
);
572 goto err_pdata_io_clk
;
575 /* enable the local io clock and keep it running for the moment. */
576 clk_prepare_enable(sc
->clk_io
);
578 for (clks
= 0, ptr
= 0; ptr
< MAX_BUS_CLK
; ptr
++) {
581 snprintf(name
, 14, "mmc_busclk.%d", ptr
);
582 sc
->clk_bus
[ptr
] = devm_clk_get(dev
, name
);
583 if (IS_ERR(sc
->clk_bus
[ptr
]))
587 sc
->clk_rates
[ptr
] = clk_get_rate(sc
->clk_bus
[ptr
]);
589 dev_info(dev
, "clock source %d: %s (%ld Hz)\n",
590 ptr
, name
, sc
->clk_rates
[ptr
]);
594 dev_err(dev
, "failed to find any bus clocks\n");
599 res
= platform_get_resource(pdev
, IORESOURCE_MEM
, 0);
600 host
->ioaddr
= devm_ioremap_resource(&pdev
->dev
, res
);
601 if (IS_ERR(host
->ioaddr
)) {
602 ret
= PTR_ERR(host
->ioaddr
);
606 /* Ensure we have minimal gpio selected CMD/CLK/Detect */
608 pdata
->cfg_gpio(pdev
, pdata
->max_width
);
610 host
->hw_name
= "samsung-hsmmc";
611 host
->ops
= &sdhci_s3c_ops
;
616 /* Setup quirks for the controller */
617 host
->quirks
|= SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC
;
618 host
->quirks
|= SDHCI_QUIRK_NO_HISPD_BIT
;
620 host
->quirks
|= drv_data
->sdhci_quirks
;
621 sc
->no_divider
= drv_data
->no_divider
;
624 #ifndef CONFIG_MMC_SDHCI_S3C_DMA
626 /* we currently see overruns on errors, so disable the SDMA
627 * support as well. */
628 host
->quirks
|= SDHCI_QUIRK_BROKEN_DMA
;
630 #endif /* CONFIG_MMC_SDHCI_S3C_DMA */
632 /* It seems we do not get an DATA transfer complete on non-busy
633 * transfers, not sure if this is a problem with this specific
634 * SDHCI block, or a missing configuration that needs to be set. */
635 host
->quirks
|= SDHCI_QUIRK_NO_BUSY_IRQ
;
637 /* This host supports the Auto CMD12 */
638 host
->quirks
|= SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12
;
640 /* Samsung SoCs need BROKEN_ADMA_ZEROLEN_DESC */
641 host
->quirks
|= SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC
;
643 if (pdata
->cd_type
== S3C_SDHCI_CD_NONE
||
644 pdata
->cd_type
== S3C_SDHCI_CD_PERMANENT
)
645 host
->quirks
|= SDHCI_QUIRK_BROKEN_CARD_DETECTION
;
647 if (pdata
->cd_type
== S3C_SDHCI_CD_PERMANENT
)
648 host
->mmc
->caps
= MMC_CAP_NONREMOVABLE
;
650 switch (pdata
->max_width
) {
652 host
->mmc
->caps
|= MMC_CAP_8_BIT_DATA
;
654 host
->mmc
->caps
|= MMC_CAP_4_BIT_DATA
;
659 host
->mmc
->pm_caps
|= pdata
->pm_caps
;
661 host
->quirks
|= (SDHCI_QUIRK_32BIT_DMA_ADDR
|
662 SDHCI_QUIRK_32BIT_DMA_SIZE
);
664 /* HSMMC on Samsung SoCs uses SDCLK as timeout clock */
665 host
->quirks
|= SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK
;
668 * If controller does not have internal clock divider,
669 * we can use overriding functions instead of default.
671 if (sc
->no_divider
) {
672 sdhci_s3c_ops
.set_clock
= sdhci_cmu_set_clock
;
673 sdhci_s3c_ops
.get_min_clock
= sdhci_cmu_get_min_clock
;
674 sdhci_s3c_ops
.get_max_clock
= sdhci_cmu_get_max_clock
;
677 /* It supports additional host capabilities if needed */
678 if (pdata
->host_caps
)
679 host
->mmc
->caps
|= pdata
->host_caps
;
681 if (pdata
->host_caps2
)
682 host
->mmc
->caps2
|= pdata
->host_caps2
;
684 pm_runtime_enable(&pdev
->dev
);
685 pm_runtime_set_autosuspend_delay(&pdev
->dev
, 50);
686 pm_runtime_use_autosuspend(&pdev
->dev
);
687 pm_suspend_ignore_children(&pdev
->dev
, 1);
689 ret
= mmc_of_parse(host
->mmc
);
693 ret
= sdhci_add_host(host
);
695 dev_err(dev
, "sdhci_add_host() failed\n");
700 if (pdata
->cd_type
!= S3C_SDHCI_CD_INTERNAL
)
701 clk_disable_unprepare(sc
->clk_io
);
706 pm_runtime_disable(&pdev
->dev
);
709 clk_disable_unprepare(sc
->clk_io
);
712 sdhci_free_host(host
);
717 static int sdhci_s3c_remove(struct platform_device
*pdev
)
719 struct sdhci_host
*host
= platform_get_drvdata(pdev
);
720 struct sdhci_s3c
*sc
= sdhci_priv(host
);
723 free_irq(sc
->ext_cd_irq
, sc
);
726 if (sc
->pdata
->cd_type
!= S3C_SDHCI_CD_INTERNAL
)
727 clk_prepare_enable(sc
->clk_io
);
729 sdhci_remove_host(host
, 1);
731 pm_runtime_dont_use_autosuspend(&pdev
->dev
);
732 pm_runtime_disable(&pdev
->dev
);
734 clk_disable_unprepare(sc
->clk_io
);
736 sdhci_free_host(host
);
741 #ifdef CONFIG_PM_SLEEP
742 static int sdhci_s3c_suspend(struct device
*dev
)
744 struct sdhci_host
*host
= dev_get_drvdata(dev
);
746 return sdhci_suspend_host(host
);
749 static int sdhci_s3c_resume(struct device
*dev
)
751 struct sdhci_host
*host
= dev_get_drvdata(dev
);
753 return sdhci_resume_host(host
);
758 static int sdhci_s3c_runtime_suspend(struct device
*dev
)
760 struct sdhci_host
*host
= dev_get_drvdata(dev
);
761 struct sdhci_s3c
*ourhost
= to_s3c(host
);
762 struct clk
*busclk
= ourhost
->clk_io
;
765 ret
= sdhci_runtime_suspend_host(host
);
767 if (ourhost
->cur_clk
>= 0)
768 clk_disable_unprepare(ourhost
->clk_bus
[ourhost
->cur_clk
]);
769 clk_disable_unprepare(busclk
);
773 static int sdhci_s3c_runtime_resume(struct device
*dev
)
775 struct sdhci_host
*host
= dev_get_drvdata(dev
);
776 struct sdhci_s3c
*ourhost
= to_s3c(host
);
777 struct clk
*busclk
= ourhost
->clk_io
;
780 clk_prepare_enable(busclk
);
781 if (ourhost
->cur_clk
>= 0)
782 clk_prepare_enable(ourhost
->clk_bus
[ourhost
->cur_clk
]);
783 ret
= sdhci_runtime_resume_host(host
);
788 static const struct dev_pm_ops sdhci_s3c_pmops
= {
789 SET_SYSTEM_SLEEP_PM_OPS(sdhci_s3c_suspend
, sdhci_s3c_resume
)
790 SET_RUNTIME_PM_OPS(sdhci_s3c_runtime_suspend
, sdhci_s3c_runtime_resume
,
794 #if defined(CONFIG_CPU_EXYNOS4210) || defined(CONFIG_SOC_EXYNOS4212)
795 static struct sdhci_s3c_drv_data exynos4_sdhci_drv_data
= {
798 #define EXYNOS4_SDHCI_DRV_DATA ((kernel_ulong_t)&exynos4_sdhci_drv_data)
800 #define EXYNOS4_SDHCI_DRV_DATA ((kernel_ulong_t)NULL)
803 static const struct platform_device_id sdhci_s3c_driver_ids
[] = {
806 .driver_data
= (kernel_ulong_t
)NULL
,
808 .name
= "exynos4-sdhci",
809 .driver_data
= EXYNOS4_SDHCI_DRV_DATA
,
813 MODULE_DEVICE_TABLE(platform
, sdhci_s3c_driver_ids
);
816 static const struct of_device_id sdhci_s3c_dt_match
[] = {
817 { .compatible
= "samsung,s3c6410-sdhci", },
818 { .compatible
= "samsung,exynos4210-sdhci",
819 .data
= (void *)EXYNOS4_SDHCI_DRV_DATA
},
822 MODULE_DEVICE_TABLE(of
, sdhci_s3c_dt_match
);
825 static struct platform_driver sdhci_s3c_driver
= {
826 .probe
= sdhci_s3c_probe
,
827 .remove
= sdhci_s3c_remove
,
828 .id_table
= sdhci_s3c_driver_ids
,
831 .of_match_table
= of_match_ptr(sdhci_s3c_dt_match
),
832 .pm
= &sdhci_s3c_pmops
,
836 module_platform_driver(sdhci_s3c_driver
);
838 MODULE_DESCRIPTION("Samsung SDHCI (HSMMC) glue");
839 MODULE_AUTHOR("Ben Dooks, <ben@simtec.co.uk>");
840 MODULE_LICENSE("GPL v2");
841 MODULE_ALIAS("platform:s3c-sdhci");