]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/net/ethernet/mellanox/mlx4/en_main.c
Merge branch 'master' into for-next
[mirror_ubuntu-artful-kernel.git] / drivers / net / ethernet / mellanox / mlx4 / en_main.c
1 /*
2 * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 *
32 */
33
34 #include <linux/cpumask.h>
35 #include <linux/module.h>
36 #include <linux/delay.h>
37 #include <linux/netdevice.h>
38 #include <linux/slab.h>
39
40 #include <linux/mlx4/driver.h>
41 #include <linux/mlx4/device.h>
42 #include <linux/mlx4/cmd.h>
43
44 #include "mlx4_en.h"
45
46 MODULE_AUTHOR("Liran Liss, Yevgeny Petrilin");
47 MODULE_DESCRIPTION("Mellanox ConnectX HCA Ethernet driver");
48 MODULE_LICENSE("Dual BSD/GPL");
49 MODULE_VERSION(DRV_VERSION " ("DRV_RELDATE")");
50
51 static const char mlx4_en_version[] =
52 DRV_NAME ": Mellanox ConnectX HCA Ethernet driver v"
53 DRV_VERSION " (" DRV_RELDATE ")\n";
54
55 #define MLX4_EN_PARM_INT(X, def_val, desc) \
56 static unsigned int X = def_val;\
57 module_param(X , uint, 0444); \
58 MODULE_PARM_DESC(X, desc);
59
60
61 /*
62 * Device scope module parameters
63 */
64
65 /* Enable RSS UDP traffic */
66 MLX4_EN_PARM_INT(udp_rss, 1,
67 "Enable RSS for incoming UDP traffic or disabled (0)");
68
69 /* Priority pausing */
70 MLX4_EN_PARM_INT(pfctx, 0, "Priority based Flow Control policy on TX[7:0]."
71 " Per priority bit mask");
72 MLX4_EN_PARM_INT(pfcrx, 0, "Priority based Flow Control policy on RX[7:0]."
73 " Per priority bit mask");
74
75 int en_print(const char *level, const struct mlx4_en_priv *priv,
76 const char *format, ...)
77 {
78 va_list args;
79 struct va_format vaf;
80 int i;
81
82 va_start(args, format);
83
84 vaf.fmt = format;
85 vaf.va = &args;
86 if (priv->registered)
87 i = printk("%s%s: %s: %pV",
88 level, DRV_NAME, priv->dev->name, &vaf);
89 else
90 i = printk("%s%s: %s: Port %d: %pV",
91 level, DRV_NAME, dev_name(&priv->mdev->pdev->dev),
92 priv->port, &vaf);
93 va_end(args);
94
95 return i;
96 }
97
98 static int mlx4_en_get_profile(struct mlx4_en_dev *mdev)
99 {
100 struct mlx4_en_profile *params = &mdev->profile;
101 int i;
102
103 params->udp_rss = udp_rss;
104 params->num_tx_rings_p_up = min_t(int, num_online_cpus(),
105 MLX4_EN_MAX_TX_RING_P_UP);
106 if (params->udp_rss && !(mdev->dev->caps.flags
107 & MLX4_DEV_CAP_FLAG_UDP_RSS)) {
108 mlx4_warn(mdev, "UDP RSS is not supported on this device.\n");
109 params->udp_rss = 0;
110 }
111 for (i = 1; i <= MLX4_MAX_PORTS; i++) {
112 params->prof[i].rx_pause = 1;
113 params->prof[i].rx_ppp = pfcrx;
114 params->prof[i].tx_pause = 1;
115 params->prof[i].tx_ppp = pfctx;
116 params->prof[i].tx_ring_size = MLX4_EN_DEF_TX_RING_SIZE;
117 params->prof[i].rx_ring_size = MLX4_EN_DEF_RX_RING_SIZE;
118 params->prof[i].tx_ring_num = params->num_tx_rings_p_up *
119 MLX4_EN_NUM_UP;
120 params->prof[i].rss_rings = 0;
121 }
122
123 return 0;
124 }
125
126 static void *mlx4_en_get_netdev(struct mlx4_dev *dev, void *ctx, u8 port)
127 {
128 struct mlx4_en_dev *endev = ctx;
129
130 return endev->pndev[port];
131 }
132
133 static void mlx4_en_event(struct mlx4_dev *dev, void *endev_ptr,
134 enum mlx4_dev_event event, unsigned long port)
135 {
136 struct mlx4_en_dev *mdev = (struct mlx4_en_dev *) endev_ptr;
137 struct mlx4_en_priv *priv;
138
139 switch (event) {
140 case MLX4_DEV_EVENT_PORT_UP:
141 case MLX4_DEV_EVENT_PORT_DOWN:
142 if (!mdev->pndev[port])
143 return;
144 priv = netdev_priv(mdev->pndev[port]);
145 /* To prevent races, we poll the link state in a separate
146 task rather than changing it here */
147 priv->link_state = event;
148 queue_work(mdev->workqueue, &priv->linkstate_task);
149 break;
150
151 case MLX4_DEV_EVENT_CATASTROPHIC_ERROR:
152 mlx4_err(mdev, "Internal error detected, restarting device\n");
153 break;
154
155 default:
156 if (port < 1 || port > dev->caps.num_ports ||
157 !mdev->pndev[port])
158 return;
159 mlx4_warn(mdev, "Unhandled event %d for port %d\n", event,
160 (int) port);
161 }
162 }
163
164 static void mlx4_en_remove(struct mlx4_dev *dev, void *endev_ptr)
165 {
166 struct mlx4_en_dev *mdev = endev_ptr;
167 int i;
168
169 mutex_lock(&mdev->state_lock);
170 mdev->device_up = false;
171 mutex_unlock(&mdev->state_lock);
172
173 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH)
174 if (mdev->pndev[i])
175 mlx4_en_destroy_netdev(mdev->pndev[i]);
176
177 flush_workqueue(mdev->workqueue);
178 destroy_workqueue(mdev->workqueue);
179 mlx4_mr_free(dev, &mdev->mr);
180 iounmap(mdev->uar_map);
181 mlx4_uar_free(dev, &mdev->priv_uar);
182 mlx4_pd_free(dev, mdev->priv_pdn);
183 kfree(mdev);
184 }
185
186 static void *mlx4_en_add(struct mlx4_dev *dev)
187 {
188 struct mlx4_en_dev *mdev;
189 int i;
190 int err;
191
192 printk_once(KERN_INFO "%s", mlx4_en_version);
193
194 mdev = kzalloc(sizeof *mdev, GFP_KERNEL);
195 if (!mdev) {
196 dev_err(&dev->pdev->dev, "Device struct alloc failed, "
197 "aborting.\n");
198 err = -ENOMEM;
199 goto err_free_res;
200 }
201
202 if (mlx4_pd_alloc(dev, &mdev->priv_pdn))
203 goto err_free_dev;
204
205 if (mlx4_uar_alloc(dev, &mdev->priv_uar))
206 goto err_pd;
207
208 mdev->uar_map = ioremap((phys_addr_t) mdev->priv_uar.pfn << PAGE_SHIFT,
209 PAGE_SIZE);
210 if (!mdev->uar_map)
211 goto err_uar;
212 spin_lock_init(&mdev->uar_lock);
213
214 mdev->dev = dev;
215 mdev->dma_device = &(dev->pdev->dev);
216 mdev->pdev = dev->pdev;
217 mdev->device_up = false;
218
219 mdev->LSO_support = !!(dev->caps.flags & (1 << 15));
220 if (!mdev->LSO_support)
221 mlx4_warn(mdev, "LSO not supported, please upgrade to later "
222 "FW version to enable LSO\n");
223
224 if (mlx4_mr_alloc(mdev->dev, mdev->priv_pdn, 0, ~0ull,
225 MLX4_PERM_LOCAL_WRITE | MLX4_PERM_LOCAL_READ,
226 0, 0, &mdev->mr)) {
227 mlx4_err(mdev, "Failed allocating memory region\n");
228 goto err_map;
229 }
230 if (mlx4_mr_enable(mdev->dev, &mdev->mr)) {
231 mlx4_err(mdev, "Failed enabling memory region\n");
232 goto err_mr;
233 }
234
235 /* Build device profile according to supplied module parameters */
236 err = mlx4_en_get_profile(mdev);
237 if (err) {
238 mlx4_err(mdev, "Bad module parameters, aborting.\n");
239 goto err_mr;
240 }
241
242 /* Configure which ports to start according to module parameters */
243 mdev->port_cnt = 0;
244 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH)
245 mdev->port_cnt++;
246
247 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH) {
248 if (!dev->caps.comp_pool) {
249 mdev->profile.prof[i].rx_ring_num =
250 rounddown_pow_of_two(max_t(int, MIN_RX_RINGS,
251 min_t(int,
252 dev->caps.num_comp_vectors,
253 DEF_RX_RINGS)));
254 } else {
255 mdev->profile.prof[i].rx_ring_num = rounddown_pow_of_two(
256 min_t(int, dev->caps.comp_pool/
257 dev->caps.num_ports - 1 , MAX_MSIX_P_PORT - 1));
258 }
259 }
260
261 /* Create our own workqueue for reset/multicast tasks
262 * Note: we cannot use the shared workqueue because of deadlocks caused
263 * by the rtnl lock */
264 mdev->workqueue = create_singlethread_workqueue("mlx4_en");
265 if (!mdev->workqueue) {
266 err = -ENOMEM;
267 goto err_mr;
268 }
269
270 /* At this stage all non-port specific tasks are complete:
271 * mark the card state as up */
272 mutex_init(&mdev->state_lock);
273 mdev->device_up = true;
274
275 /* Setup ports */
276
277 /* Create a netdev for each port */
278 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH) {
279 mlx4_info(mdev, "Activating port:%d\n", i);
280 if (mlx4_en_init_netdev(mdev, i, &mdev->profile.prof[i]))
281 mdev->pndev[i] = NULL;
282 }
283 return mdev;
284
285 err_mr:
286 mlx4_mr_free(dev, &mdev->mr);
287 err_map:
288 if (!mdev->uar_map)
289 iounmap(mdev->uar_map);
290 err_uar:
291 mlx4_uar_free(dev, &mdev->priv_uar);
292 err_pd:
293 mlx4_pd_free(dev, mdev->priv_pdn);
294 err_free_dev:
295 kfree(mdev);
296 err_free_res:
297 return NULL;
298 }
299
300 static struct mlx4_interface mlx4_en_interface = {
301 .add = mlx4_en_add,
302 .remove = mlx4_en_remove,
303 .event = mlx4_en_event,
304 .get_dev = mlx4_en_get_netdev,
305 .protocol = MLX4_PROT_ETH,
306 };
307
308 static int __init mlx4_en_init(void)
309 {
310 return mlx4_register_interface(&mlx4_en_interface);
311 }
312
313 static void __exit mlx4_en_cleanup(void)
314 {
315 mlx4_unregister_interface(&mlx4_en_interface);
316 }
317
318 module_init(mlx4_en_init);
319 module_exit(mlx4_en_cleanup);
320