2 * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved.
3 * Copyright (c) 2005, 2006, 2007 Cisco Systems, Inc. All rights reserved.
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
34 #include <linux/interrupt.h>
35 #include <linux/slab.h>
36 #include <linux/export.h>
38 #include <linux/dma-mapping.h>
40 #include <linux/mlx4/cmd.h>
41 #include <linux/cpu_rmap.h>
47 MLX4_IRQNAME_SIZE
= 32
51 MLX4_NUM_ASYNC_EQE
= 0x100,
52 MLX4_NUM_SPARE_EQE
= 0x80,
53 MLX4_EQ_ENTRY_SIZE
= 0x20
56 #define MLX4_EQ_STATUS_OK ( 0 << 28)
57 #define MLX4_EQ_STATUS_WRITE_FAIL (10 << 28)
58 #define MLX4_EQ_OWNER_SW ( 0 << 24)
59 #define MLX4_EQ_OWNER_HW ( 1 << 24)
60 #define MLX4_EQ_FLAG_EC ( 1 << 18)
61 #define MLX4_EQ_FLAG_OI ( 1 << 17)
62 #define MLX4_EQ_STATE_ARMED ( 9 << 8)
63 #define MLX4_EQ_STATE_FIRED (10 << 8)
64 #define MLX4_EQ_STATE_ALWAYS_ARMED (11 << 8)
66 #define MLX4_ASYNC_EVENT_MASK ((1ull << MLX4_EVENT_TYPE_PATH_MIG) | \
67 (1ull << MLX4_EVENT_TYPE_COMM_EST) | \
68 (1ull << MLX4_EVENT_TYPE_SQ_DRAINED) | \
69 (1ull << MLX4_EVENT_TYPE_CQ_ERROR) | \
70 (1ull << MLX4_EVENT_TYPE_WQ_CATAS_ERROR) | \
71 (1ull << MLX4_EVENT_TYPE_EEC_CATAS_ERROR) | \
72 (1ull << MLX4_EVENT_TYPE_PATH_MIG_FAILED) | \
73 (1ull << MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR) | \
74 (1ull << MLX4_EVENT_TYPE_WQ_ACCESS_ERROR) | \
75 (1ull << MLX4_EVENT_TYPE_PORT_CHANGE) | \
76 (1ull << MLX4_EVENT_TYPE_ECC_DETECT) | \
77 (1ull << MLX4_EVENT_TYPE_SRQ_CATAS_ERROR) | \
78 (1ull << MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE) | \
79 (1ull << MLX4_EVENT_TYPE_SRQ_LIMIT) | \
80 (1ull << MLX4_EVENT_TYPE_CMD) | \
81 (1ull << MLX4_EVENT_TYPE_OP_REQUIRED) | \
82 (1ull << MLX4_EVENT_TYPE_COMM_CHANNEL) | \
83 (1ull << MLX4_EVENT_TYPE_FLR_EVENT) | \
84 (1ull << MLX4_EVENT_TYPE_FATAL_WARNING))
86 static u64
get_async_ev_mask(struct mlx4_dev
*dev
)
88 u64 async_ev_mask
= MLX4_ASYNC_EVENT_MASK
;
89 if (dev
->caps
.flags
& MLX4_DEV_CAP_FLAG_PORT_MNG_CHG_EV
)
90 async_ev_mask
|= (1ull << MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
);
91 if (dev
->caps
.flags2
& MLX4_DEV_CAP_FLAG2_RECOVERABLE_ERROR_EVENT
)
92 async_ev_mask
|= (1ull << MLX4_EVENT_TYPE_RECOVERABLE_ERROR_EVENT
);
97 static void eq_set_ci(struct mlx4_eq
*eq
, int req_not
)
99 __raw_writel((__force u32
) cpu_to_be32((eq
->cons_index
& 0xffffff) |
102 /* We still want ordering, just not swabbing, so add a barrier */
106 static struct mlx4_eqe
*get_eqe(struct mlx4_eq
*eq
, u32 entry
, u8 eqe_factor
,
109 /* (entry & (eq->nent - 1)) gives us a cyclic array */
110 unsigned long offset
= (entry
& (eq
->nent
- 1)) * eqe_size
;
111 /* CX3 is capable of extending the EQE from 32 to 64 bytes with
112 * strides of 64B,128B and 256B.
113 * When 64B EQE is used, the first (in the lower addresses)
114 * 32 bytes in the 64 byte EQE are reserved and the next 32 bytes
115 * contain the legacy EQE information.
116 * In all other cases, the first 32B contains the legacy EQE info.
118 return eq
->page_list
[offset
/ PAGE_SIZE
].buf
+ (offset
+ (eqe_factor
? MLX4_EQ_ENTRY_SIZE
: 0)) % PAGE_SIZE
;
121 static struct mlx4_eqe
*next_eqe_sw(struct mlx4_eq
*eq
, u8 eqe_factor
, u8 size
)
123 struct mlx4_eqe
*eqe
= get_eqe(eq
, eq
->cons_index
, eqe_factor
, size
);
124 return !!(eqe
->owner
& 0x80) ^ !!(eq
->cons_index
& eq
->nent
) ? NULL
: eqe
;
127 static struct mlx4_eqe
*next_slave_event_eqe(struct mlx4_slave_event_eq
*slave_eq
)
129 struct mlx4_eqe
*eqe
=
130 &slave_eq
->event_eqe
[slave_eq
->cons
& (SLAVE_EVENT_EQ_SIZE
- 1)];
131 return (!!(eqe
->owner
& 0x80) ^
132 !!(slave_eq
->cons
& SLAVE_EVENT_EQ_SIZE
)) ?
136 void mlx4_gen_slave_eqe(struct work_struct
*work
)
138 struct mlx4_mfunc_master_ctx
*master
=
139 container_of(work
, struct mlx4_mfunc_master_ctx
,
141 struct mlx4_mfunc
*mfunc
=
142 container_of(master
, struct mlx4_mfunc
, master
);
143 struct mlx4_priv
*priv
= container_of(mfunc
, struct mlx4_priv
, mfunc
);
144 struct mlx4_dev
*dev
= &priv
->dev
;
145 struct mlx4_slave_event_eq
*slave_eq
= &mfunc
->master
.slave_eq
;
146 struct mlx4_eqe
*eqe
;
148 int i
, phys_port
, slave_port
;
150 for (eqe
= next_slave_event_eqe(slave_eq
); eqe
;
151 eqe
= next_slave_event_eqe(slave_eq
)) {
152 slave
= eqe
->slave_id
;
154 if (eqe
->type
== MLX4_EVENT_TYPE_PORT_CHANGE
&&
155 eqe
->subtype
== MLX4_PORT_CHANGE_SUBTYPE_DOWN
&&
156 mlx4_is_bonded(dev
)) {
157 struct mlx4_port_cap port_cap
;
159 if (!mlx4_QUERY_PORT(dev
, 1, &port_cap
) && port_cap
.link_state
)
162 if (!mlx4_QUERY_PORT(dev
, 2, &port_cap
) && port_cap
.link_state
)
165 /* All active slaves need to receive the event */
166 if (slave
== ALL_SLAVES
) {
167 for (i
= 0; i
<= dev
->persist
->num_vfs
; i
++) {
169 if (eqe
->type
== MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
&&
170 eqe
->subtype
== MLX4_DEV_PMC_SUBTYPE_PORT_INFO
) {
171 phys_port
= eqe
->event
.port_mgmt_change
.port
;
172 slave_port
= mlx4_phys_to_slave_port(dev
, i
, phys_port
);
173 if (slave_port
< 0) /* VF doesn't have this port */
175 eqe
->event
.port_mgmt_change
.port
= slave_port
;
177 if (mlx4_GEN_EQE(dev
, i
, eqe
))
178 mlx4_warn(dev
, "Failed to generate event for slave %d\n",
181 eqe
->event
.port_mgmt_change
.port
= phys_port
;
184 if (mlx4_GEN_EQE(dev
, slave
, eqe
))
185 mlx4_warn(dev
, "Failed to generate event for slave %d\n",
194 static void slave_event(struct mlx4_dev
*dev
, u8 slave
, struct mlx4_eqe
*eqe
)
196 struct mlx4_priv
*priv
= mlx4_priv(dev
);
197 struct mlx4_slave_event_eq
*slave_eq
= &priv
->mfunc
.master
.slave_eq
;
198 struct mlx4_eqe
*s_eqe
;
201 spin_lock_irqsave(&slave_eq
->event_lock
, flags
);
202 s_eqe
= &slave_eq
->event_eqe
[slave_eq
->prod
& (SLAVE_EVENT_EQ_SIZE
- 1)];
203 if ((!!(s_eqe
->owner
& 0x80)) ^
204 (!!(slave_eq
->prod
& SLAVE_EVENT_EQ_SIZE
))) {
205 mlx4_warn(dev
, "Master failed to generate an EQE for slave: %d. No free EQE on slave events queue\n",
207 spin_unlock_irqrestore(&slave_eq
->event_lock
, flags
);
211 memcpy(s_eqe
, eqe
, sizeof(struct mlx4_eqe
) - 1);
212 s_eqe
->slave_id
= slave
;
213 /* ensure all information is written before setting the ownersip bit */
215 s_eqe
->owner
= !!(slave_eq
->prod
& SLAVE_EVENT_EQ_SIZE
) ? 0x0 : 0x80;
218 queue_work(priv
->mfunc
.master
.comm_wq
,
219 &priv
->mfunc
.master
.slave_event_work
);
220 spin_unlock_irqrestore(&slave_eq
->event_lock
, flags
);
223 static void mlx4_slave_event(struct mlx4_dev
*dev
, int slave
,
224 struct mlx4_eqe
*eqe
)
226 struct mlx4_priv
*priv
= mlx4_priv(dev
);
228 if (slave
< 0 || slave
> dev
->persist
->num_vfs
||
229 slave
== dev
->caps
.function
||
230 !priv
->mfunc
.master
.slave_state
[slave
].active
)
233 slave_event(dev
, slave
, eqe
);
236 #if defined(CONFIG_SMP)
237 static void mlx4_set_eq_affinity_hint(struct mlx4_priv
*priv
, int vec
)
240 struct mlx4_dev
*dev
= &priv
->dev
;
241 struct mlx4_eq
*eq
= &priv
->eq_table
.eq
[vec
];
243 if (!eq
->affinity_mask
|| cpumask_empty(eq
->affinity_mask
))
246 hint_err
= irq_set_affinity_hint(eq
->irq
, eq
->affinity_mask
);
248 mlx4_warn(dev
, "irq_set_affinity_hint failed, err %d\n", hint_err
);
252 int mlx4_gen_pkey_eqe(struct mlx4_dev
*dev
, int slave
, u8 port
)
256 struct mlx4_priv
*priv
= mlx4_priv(dev
);
257 struct mlx4_slave_state
*s_slave
= &priv
->mfunc
.master
.slave_state
[slave
];
259 if (!s_slave
->active
)
262 memset(&eqe
, 0, sizeof eqe
);
264 eqe
.type
= MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
;
265 eqe
.subtype
= MLX4_DEV_PMC_SUBTYPE_PKEY_TABLE
;
266 eqe
.event
.port_mgmt_change
.port
= mlx4_phys_to_slave_port(dev
, slave
, port
);
268 return mlx4_GEN_EQE(dev
, slave
, &eqe
);
270 EXPORT_SYMBOL(mlx4_gen_pkey_eqe
);
272 int mlx4_gen_guid_change_eqe(struct mlx4_dev
*dev
, int slave
, u8 port
)
276 /*don't send if we don't have the that slave */
277 if (dev
->persist
->num_vfs
< slave
)
279 memset(&eqe
, 0, sizeof eqe
);
281 eqe
.type
= MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
;
282 eqe
.subtype
= MLX4_DEV_PMC_SUBTYPE_GUID_INFO
;
283 eqe
.event
.port_mgmt_change
.port
= mlx4_phys_to_slave_port(dev
, slave
, port
);
285 return mlx4_GEN_EQE(dev
, slave
, &eqe
);
287 EXPORT_SYMBOL(mlx4_gen_guid_change_eqe
);
289 int mlx4_gen_port_state_change_eqe(struct mlx4_dev
*dev
, int slave
, u8 port
,
290 u8 port_subtype_change
)
293 u8 slave_port
= mlx4_phys_to_slave_port(dev
, slave
, port
);
295 /*don't send if we don't have the that slave */
296 if (dev
->persist
->num_vfs
< slave
)
298 memset(&eqe
, 0, sizeof eqe
);
300 eqe
.type
= MLX4_EVENT_TYPE_PORT_CHANGE
;
301 eqe
.subtype
= port_subtype_change
;
302 eqe
.event
.port_change
.port
= cpu_to_be32(slave_port
<< 28);
304 mlx4_dbg(dev
, "%s: sending: %d to slave: %d on port: %d\n", __func__
,
305 port_subtype_change
, slave
, port
);
306 return mlx4_GEN_EQE(dev
, slave
, &eqe
);
308 EXPORT_SYMBOL(mlx4_gen_port_state_change_eqe
);
310 enum slave_port_state
mlx4_get_slave_port_state(struct mlx4_dev
*dev
, int slave
, u8 port
)
312 struct mlx4_priv
*priv
= mlx4_priv(dev
);
313 struct mlx4_slave_state
*s_state
= priv
->mfunc
.master
.slave_state
;
314 struct mlx4_active_ports actv_ports
= mlx4_get_active_ports(dev
, slave
);
316 if (slave
>= dev
->num_slaves
|| port
> dev
->caps
.num_ports
||
317 port
<= 0 || !test_bit(port
- 1, actv_ports
.ports
)) {
318 pr_err("%s: Error: asking for slave:%d, port:%d\n",
319 __func__
, slave
, port
);
320 return SLAVE_PORT_DOWN
;
322 return s_state
[slave
].port_state
[port
];
324 EXPORT_SYMBOL(mlx4_get_slave_port_state
);
326 static int mlx4_set_slave_port_state(struct mlx4_dev
*dev
, int slave
, u8 port
,
327 enum slave_port_state state
)
329 struct mlx4_priv
*priv
= mlx4_priv(dev
);
330 struct mlx4_slave_state
*s_state
= priv
->mfunc
.master
.slave_state
;
331 struct mlx4_active_ports actv_ports
= mlx4_get_active_ports(dev
, slave
);
333 if (slave
>= dev
->num_slaves
|| port
> dev
->caps
.num_ports
||
334 port
<= 0 || !test_bit(port
- 1, actv_ports
.ports
)) {
335 pr_err("%s: Error: asking for slave:%d, port:%d\n",
336 __func__
, slave
, port
);
339 s_state
[slave
].port_state
[port
] = state
;
344 static void set_all_slave_state(struct mlx4_dev
*dev
, u8 port
, int event
)
347 enum slave_port_gen_event gen_event
;
348 struct mlx4_slaves_pport slaves_pport
= mlx4_phys_to_slaves_pport(dev
,
351 for (i
= 0; i
< dev
->persist
->num_vfs
+ 1; i
++)
352 if (test_bit(i
, slaves_pport
.slaves
))
353 set_and_calc_slave_port_state(dev
, i
, port
,
356 /**************************************************************************
357 The function get as input the new event to that port,
358 and according to the prev state change the slave's port state.
360 MLX4_PORT_STATE_DEV_EVENT_PORT_DOWN,
361 MLX4_PORT_STATE_DEV_EVENT_PORT_UP
362 MLX4_PORT_STATE_IB_EVENT_GID_VALID
363 MLX4_PORT_STATE_IB_EVENT_GID_INVALID
364 ***************************************************************************/
365 int set_and_calc_slave_port_state(struct mlx4_dev
*dev
, int slave
,
367 enum slave_port_gen_event
*gen_event
)
369 struct mlx4_priv
*priv
= mlx4_priv(dev
);
370 struct mlx4_slave_state
*ctx
= NULL
;
373 struct mlx4_active_ports actv_ports
= mlx4_get_active_ports(dev
, slave
);
374 enum slave_port_state cur_state
=
375 mlx4_get_slave_port_state(dev
, slave
, port
);
377 *gen_event
= SLAVE_PORT_GEN_EVENT_NONE
;
379 if (slave
>= dev
->num_slaves
|| port
> dev
->caps
.num_ports
||
380 port
<= 0 || !test_bit(port
- 1, actv_ports
.ports
)) {
381 pr_err("%s: Error: asking for slave:%d, port:%d\n",
382 __func__
, slave
, port
);
386 ctx
= &priv
->mfunc
.master
.slave_state
[slave
];
387 spin_lock_irqsave(&ctx
->lock
, flags
);
390 case SLAVE_PORT_DOWN
:
391 if (MLX4_PORT_STATE_DEV_EVENT_PORT_UP
== event
)
392 mlx4_set_slave_port_state(dev
, slave
, port
,
395 case SLAVE_PENDING_UP
:
396 if (MLX4_PORT_STATE_DEV_EVENT_PORT_DOWN
== event
)
397 mlx4_set_slave_port_state(dev
, slave
, port
,
399 else if (MLX4_PORT_STATE_IB_PORT_STATE_EVENT_GID_VALID
== event
) {
400 mlx4_set_slave_port_state(dev
, slave
, port
,
402 *gen_event
= SLAVE_PORT_GEN_EVENT_UP
;
406 if (MLX4_PORT_STATE_DEV_EVENT_PORT_DOWN
== event
) {
407 mlx4_set_slave_port_state(dev
, slave
, port
,
409 *gen_event
= SLAVE_PORT_GEN_EVENT_DOWN
;
410 } else if (MLX4_PORT_STATE_IB_EVENT_GID_INVALID
==
412 mlx4_set_slave_port_state(dev
, slave
, port
,
414 *gen_event
= SLAVE_PORT_GEN_EVENT_DOWN
;
418 pr_err("%s: BUG!!! UNKNOWN state: slave:%d, port:%d\n",
419 __func__
, slave
, port
);
422 ret
= mlx4_get_slave_port_state(dev
, slave
, port
);
425 spin_unlock_irqrestore(&ctx
->lock
, flags
);
429 EXPORT_SYMBOL(set_and_calc_slave_port_state
);
431 int mlx4_gen_slaves_port_mgt_ev(struct mlx4_dev
*dev
, u8 port
, int attr
)
435 memset(&eqe
, 0, sizeof eqe
);
437 eqe
.type
= MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
;
438 eqe
.subtype
= MLX4_DEV_PMC_SUBTYPE_PORT_INFO
;
439 eqe
.event
.port_mgmt_change
.port
= port
;
440 eqe
.event
.port_mgmt_change
.params
.port_info
.changed_attr
=
441 cpu_to_be32((u32
) attr
);
443 slave_event(dev
, ALL_SLAVES
, &eqe
);
446 EXPORT_SYMBOL(mlx4_gen_slaves_port_mgt_ev
);
448 void mlx4_master_handle_slave_flr(struct work_struct
*work
)
450 struct mlx4_mfunc_master_ctx
*master
=
451 container_of(work
, struct mlx4_mfunc_master_ctx
,
452 slave_flr_event_work
);
453 struct mlx4_mfunc
*mfunc
=
454 container_of(master
, struct mlx4_mfunc
, master
);
455 struct mlx4_priv
*priv
=
456 container_of(mfunc
, struct mlx4_priv
, mfunc
);
457 struct mlx4_dev
*dev
= &priv
->dev
;
458 struct mlx4_slave_state
*slave_state
= priv
->mfunc
.master
.slave_state
;
463 mlx4_dbg(dev
, "mlx4_handle_slave_flr\n");
465 for (i
= 0 ; i
< dev
->num_slaves
; i
++) {
467 if (MLX4_COMM_CMD_FLR
== slave_state
[i
].last_cmd
) {
468 mlx4_dbg(dev
, "mlx4_handle_slave_flr: clean slave: %d\n",
470 /* In case of 'Reset flow' FLR can be generated for
471 * a slave before mlx4_load_one is done.
472 * make sure interface is up before trying to delete
473 * slave resources which weren't allocated yet.
475 if (dev
->persist
->interface_state
&
476 MLX4_INTERFACE_STATE_UP
)
477 mlx4_delete_all_resources_for_slave(dev
, i
);
478 /*return the slave to running mode*/
479 spin_lock_irqsave(&priv
->mfunc
.master
.slave_state_lock
, flags
);
480 slave_state
[i
].last_cmd
= MLX4_COMM_CMD_RESET
;
481 slave_state
[i
].is_slave_going_down
= 0;
482 spin_unlock_irqrestore(&priv
->mfunc
.master
.slave_state_lock
, flags
);
484 err
= mlx4_cmd(dev
, 0, i
, 0, MLX4_CMD_INFORM_FLR_DONE
,
485 MLX4_CMD_TIME_CLASS_A
, MLX4_CMD_WRAPPED
);
487 mlx4_warn(dev
, "Failed to notify FW on FLR done (slave:%d)\n",
493 static int mlx4_eq_int(struct mlx4_dev
*dev
, struct mlx4_eq
*eq
)
495 struct mlx4_priv
*priv
= mlx4_priv(dev
);
496 struct mlx4_eqe
*eqe
;
504 u8 update_slave_state
;
506 enum slave_port_gen_event gen_event
;
508 struct mlx4_vport_state
*s_info
;
509 int eqe_size
= dev
->caps
.eqe_size
;
511 while ((eqe
= next_eqe_sw(eq
, dev
->caps
.eqe_factor
, eqe_size
))) {
513 * Make sure we read EQ entry contents after we've
514 * checked the ownership bit.
519 case MLX4_EVENT_TYPE_COMP
:
520 cqn
= be32_to_cpu(eqe
->event
.comp
.cqn
) & 0xffffff;
521 mlx4_cq_completion(dev
, cqn
);
524 case MLX4_EVENT_TYPE_PATH_MIG
:
525 case MLX4_EVENT_TYPE_COMM_EST
:
526 case MLX4_EVENT_TYPE_SQ_DRAINED
:
527 case MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE
:
528 case MLX4_EVENT_TYPE_WQ_CATAS_ERROR
:
529 case MLX4_EVENT_TYPE_PATH_MIG_FAILED
:
530 case MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR
:
531 case MLX4_EVENT_TYPE_WQ_ACCESS_ERROR
:
532 mlx4_dbg(dev
, "event %d arrived\n", eqe
->type
);
533 if (mlx4_is_master(dev
)) {
534 /* forward only to slave owning the QP */
535 ret
= mlx4_get_slave_from_resource_id(dev
,
537 be32_to_cpu(eqe
->event
.qp
.qpn
)
539 if (ret
&& ret
!= -ENOENT
) {
540 mlx4_dbg(dev
, "QP event %02x(%02x) on EQ %d at index %u: could not get slave id (%d)\n",
541 eqe
->type
, eqe
->subtype
,
542 eq
->eqn
, eq
->cons_index
, ret
);
546 if (!ret
&& slave
!= dev
->caps
.function
) {
547 mlx4_slave_event(dev
, slave
, eqe
);
552 mlx4_qp_event(dev
, be32_to_cpu(eqe
->event
.qp
.qpn
) &
553 0xffffff, eqe
->type
);
556 case MLX4_EVENT_TYPE_SRQ_LIMIT
:
557 mlx4_dbg(dev
, "%s: MLX4_EVENT_TYPE_SRQ_LIMIT. srq_no=0x%x, eq 0x%x\n",
558 __func__
, be32_to_cpu(eqe
->event
.srq
.srqn
),
560 case MLX4_EVENT_TYPE_SRQ_CATAS_ERROR
:
561 if (mlx4_is_master(dev
)) {
562 /* forward only to slave owning the SRQ */
563 ret
= mlx4_get_slave_from_resource_id(dev
,
565 be32_to_cpu(eqe
->event
.srq
.srqn
)
568 if (ret
&& ret
!= -ENOENT
) {
569 mlx4_warn(dev
, "SRQ event %02x(%02x) on EQ %d at index %u: could not get slave id (%d)\n",
570 eqe
->type
, eqe
->subtype
,
571 eq
->eqn
, eq
->cons_index
, ret
);
575 MLX4_EVENT_TYPE_SRQ_CATAS_ERROR
)
576 mlx4_warn(dev
, "%s: slave:%d, srq_no:0x%x, event: %02x(%02x)\n",
578 be32_to_cpu(eqe
->event
.srq
.srqn
),
579 eqe
->type
, eqe
->subtype
);
581 if (!ret
&& slave
!= dev
->caps
.function
) {
583 MLX4_EVENT_TYPE_SRQ_CATAS_ERROR
)
584 mlx4_warn(dev
, "%s: sending event %02x(%02x) to slave:%d\n",
586 eqe
->subtype
, slave
);
587 mlx4_slave_event(dev
, slave
, eqe
);
591 mlx4_srq_event(dev
, be32_to_cpu(eqe
->event
.srq
.srqn
) &
592 0xffffff, eqe
->type
);
595 case MLX4_EVENT_TYPE_CMD
:
597 be16_to_cpu(eqe
->event
.cmd
.token
),
598 eqe
->event
.cmd
.status
,
599 be64_to_cpu(eqe
->event
.cmd
.out_param
));
602 case MLX4_EVENT_TYPE_PORT_CHANGE
: {
603 struct mlx4_slaves_pport slaves_port
;
604 port
= be32_to_cpu(eqe
->event
.port_change
.port
) >> 28;
605 slaves_port
= mlx4_phys_to_slaves_pport(dev
, port
);
606 if (eqe
->subtype
== MLX4_PORT_CHANGE_SUBTYPE_DOWN
) {
607 mlx4_dispatch_event(dev
, MLX4_DEV_EVENT_PORT_DOWN
,
609 mlx4_priv(dev
)->sense
.do_sense_port
[port
] = 1;
610 if (!mlx4_is_master(dev
))
612 for (i
= 0; i
< dev
->persist
->num_vfs
+ 1;
614 int reported_port
= mlx4_is_bonded(dev
) ? 1 : mlx4_phys_to_slave_port(dev
, i
, port
);
616 if (!test_bit(i
, slaves_port
.slaves
) && !mlx4_is_bonded(dev
))
618 if (dev
->caps
.port_type
[port
] == MLX4_PORT_TYPE_ETH
) {
619 if (i
== mlx4_master_func_num(dev
))
621 mlx4_dbg(dev
, "%s: Sending MLX4_PORT_CHANGE_SUBTYPE_DOWN to slave: %d, port:%d\n",
623 s_info
= &priv
->mfunc
.master
.vf_oper
[i
].vport
[port
].state
;
624 if (IFLA_VF_LINK_STATE_AUTO
== s_info
->link_state
) {
625 eqe
->event
.port_change
.port
=
627 (be32_to_cpu(eqe
->event
.port_change
.port
) & 0xFFFFFFF)
628 | (reported_port
<< 28));
629 mlx4_slave_event(dev
, i
, eqe
);
631 } else { /* IB port */
632 set_and_calc_slave_port_state(dev
, i
, port
,
633 MLX4_PORT_STATE_DEV_EVENT_PORT_DOWN
,
635 /*we can be in pending state, then do not send port_down event*/
636 if (SLAVE_PORT_GEN_EVENT_DOWN
== gen_event
) {
637 if (i
== mlx4_master_func_num(dev
))
639 eqe
->event
.port_change
.port
=
641 (be32_to_cpu(eqe
->event
.port_change
.port
) & 0xFFFFFFF)
642 | (mlx4_phys_to_slave_port(dev
, i
, port
) << 28));
643 mlx4_slave_event(dev
, i
, eqe
);
648 mlx4_dispatch_event(dev
, MLX4_DEV_EVENT_PORT_UP
, port
);
650 mlx4_priv(dev
)->sense
.do_sense_port
[port
] = 0;
652 if (!mlx4_is_master(dev
))
654 if (dev
->caps
.port_type
[port
] == MLX4_PORT_TYPE_ETH
)
656 i
< dev
->persist
->num_vfs
+ 1;
658 int reported_port
= mlx4_is_bonded(dev
) ? 1 : mlx4_phys_to_slave_port(dev
, i
, port
);
660 if (!test_bit(i
, slaves_port
.slaves
) && !mlx4_is_bonded(dev
))
662 if (i
== mlx4_master_func_num(dev
))
664 s_info
= &priv
->mfunc
.master
.vf_oper
[i
].vport
[port
].state
;
665 if (IFLA_VF_LINK_STATE_AUTO
== s_info
->link_state
) {
666 eqe
->event
.port_change
.port
=
668 (be32_to_cpu(eqe
->event
.port_change
.port
) & 0xFFFFFFF)
669 | (reported_port
<< 28));
670 mlx4_slave_event(dev
, i
, eqe
);
674 /* port-up event will be sent to a slave when the
675 * slave's alias-guid is set. This is done in alias_GUID.c
677 set_all_slave_state(dev
, port
, MLX4_DEV_EVENT_PORT_UP
);
682 case MLX4_EVENT_TYPE_CQ_ERROR
:
683 mlx4_warn(dev
, "CQ %s on CQN %06x\n",
684 eqe
->event
.cq_err
.syndrome
== 1 ?
685 "overrun" : "access violation",
686 be32_to_cpu(eqe
->event
.cq_err
.cqn
) & 0xffffff);
687 if (mlx4_is_master(dev
)) {
688 ret
= mlx4_get_slave_from_resource_id(dev
,
690 be32_to_cpu(eqe
->event
.cq_err
.cqn
)
692 if (ret
&& ret
!= -ENOENT
) {
693 mlx4_dbg(dev
, "CQ event %02x(%02x) on EQ %d at index %u: could not get slave id (%d)\n",
694 eqe
->type
, eqe
->subtype
,
695 eq
->eqn
, eq
->cons_index
, ret
);
699 if (!ret
&& slave
!= dev
->caps
.function
) {
700 mlx4_slave_event(dev
, slave
, eqe
);
705 be32_to_cpu(eqe
->event
.cq_err
.cqn
)
710 case MLX4_EVENT_TYPE_EQ_OVERFLOW
:
711 mlx4_warn(dev
, "EQ overrun on EQN %d\n", eq
->eqn
);
714 case MLX4_EVENT_TYPE_OP_REQUIRED
:
715 atomic_inc(&priv
->opreq_count
);
716 /* FW commands can't be executed from interrupt context
717 * working in deferred task
719 queue_work(mlx4_wq
, &priv
->opreq_task
);
722 case MLX4_EVENT_TYPE_COMM_CHANNEL
:
723 if (!mlx4_is_master(dev
)) {
724 mlx4_warn(dev
, "Received comm channel event for non master device\n");
727 memcpy(&priv
->mfunc
.master
.comm_arm_bit_vector
,
728 eqe
->event
.comm_channel_arm
.bit_vec
,
729 sizeof eqe
->event
.comm_channel_arm
.bit_vec
);
730 queue_work(priv
->mfunc
.master
.comm_wq
,
731 &priv
->mfunc
.master
.comm_work
);
734 case MLX4_EVENT_TYPE_FLR_EVENT
:
735 flr_slave
= be32_to_cpu(eqe
->event
.flr_event
.slave_id
);
736 if (!mlx4_is_master(dev
)) {
737 mlx4_warn(dev
, "Non-master function received FLR event\n");
741 mlx4_dbg(dev
, "FLR event for slave: %d\n", flr_slave
);
743 if (flr_slave
>= dev
->num_slaves
) {
745 "Got FLR for unknown function: %d\n",
747 update_slave_state
= 0;
749 update_slave_state
= 1;
751 spin_lock_irqsave(&priv
->mfunc
.master
.slave_state_lock
, flags
);
752 if (update_slave_state
) {
753 priv
->mfunc
.master
.slave_state
[flr_slave
].active
= false;
754 priv
->mfunc
.master
.slave_state
[flr_slave
].last_cmd
= MLX4_COMM_CMD_FLR
;
755 priv
->mfunc
.master
.slave_state
[flr_slave
].is_slave_going_down
= 1;
757 spin_unlock_irqrestore(&priv
->mfunc
.master
.slave_state_lock
, flags
);
758 mlx4_dispatch_event(dev
, MLX4_DEV_EVENT_SLAVE_SHUTDOWN
,
760 queue_work(priv
->mfunc
.master
.comm_wq
,
761 &priv
->mfunc
.master
.slave_flr_event_work
);
764 case MLX4_EVENT_TYPE_FATAL_WARNING
:
765 if (eqe
->subtype
== MLX4_FATAL_WARNING_SUBTYPE_WARMING
) {
766 if (mlx4_is_master(dev
))
767 for (i
= 0; i
< dev
->num_slaves
; i
++) {
768 mlx4_dbg(dev
, "%s: Sending MLX4_FATAL_WARNING_SUBTYPE_WARMING to slave: %d\n",
770 if (i
== dev
->caps
.function
)
772 mlx4_slave_event(dev
, i
, eqe
);
774 mlx4_err(dev
, "Temperature Threshold was reached! Threshold: %d celsius degrees; Current Temperature: %d\n",
775 be16_to_cpu(eqe
->event
.warming
.warning_threshold
),
776 be16_to_cpu(eqe
->event
.warming
.current_temperature
));
778 mlx4_warn(dev
, "Unhandled event FATAL WARNING (%02x), subtype %02x on EQ %d at index %u. owner=%x, nent=0x%x, slave=%x, ownership=%s\n",
779 eqe
->type
, eqe
->subtype
, eq
->eqn
,
780 eq
->cons_index
, eqe
->owner
, eq
->nent
,
782 !!(eqe
->owner
& 0x80) ^
783 !!(eq
->cons_index
& eq
->nent
) ? "HW" : "SW");
787 case MLX4_EVENT_TYPE_PORT_MNG_CHG_EVENT
:
788 mlx4_dispatch_event(dev
, MLX4_DEV_EVENT_PORT_MGMT_CHANGE
,
789 (unsigned long) eqe
);
792 case MLX4_EVENT_TYPE_RECOVERABLE_ERROR_EVENT
:
793 switch (eqe
->subtype
) {
794 case MLX4_RECOVERABLE_ERROR_EVENT_SUBTYPE_BAD_CABLE
:
795 mlx4_warn(dev
, "Bad cable detected on port %u\n",
796 eqe
->event
.bad_cable
.port
);
798 case MLX4_RECOVERABLE_ERROR_EVENT_SUBTYPE_UNSUPPORTED_CABLE
:
799 mlx4_warn(dev
, "Unsupported cable detected\n");
803 "Unhandled recoverable error event detected: %02x(%02x) on EQ %d at index %u. owner=%x, nent=0x%x, ownership=%s\n",
804 eqe
->type
, eqe
->subtype
, eq
->eqn
,
805 eq
->cons_index
, eqe
->owner
, eq
->nent
,
806 !!(eqe
->owner
& 0x80) ^
807 !!(eq
->cons_index
& eq
->nent
) ? "HW" : "SW");
812 case MLX4_EVENT_TYPE_EEC_CATAS_ERROR
:
813 case MLX4_EVENT_TYPE_ECC_DETECT
:
815 mlx4_warn(dev
, "Unhandled event %02x(%02x) on EQ %d at index %u. owner=%x, nent=0x%x, slave=%x, ownership=%s\n",
816 eqe
->type
, eqe
->subtype
, eq
->eqn
,
817 eq
->cons_index
, eqe
->owner
, eq
->nent
,
819 !!(eqe
->owner
& 0x80) ^
820 !!(eq
->cons_index
& eq
->nent
) ? "HW" : "SW");
829 * The HCA will think the queue has overflowed if we
830 * don't tell it we've been processing events. We
831 * create our EQs with MLX4_NUM_SPARE_EQE extra
832 * entries, so we must update our consumer index at
835 if (unlikely(set_ci
>= MLX4_NUM_SPARE_EQE
)) {
843 /* cqn is 24bit wide but is initialized such that its higher bits
844 * are ones too. Thus, if we got any event, cqn's high bits should be off
845 * and we need to schedule the tasklet.
847 if (!(cqn
& ~0xffffff))
848 tasklet_schedule(&eq
->tasklet_ctx
.task
);
853 static irqreturn_t
mlx4_interrupt(int irq
, void *dev_ptr
)
855 struct mlx4_dev
*dev
= dev_ptr
;
856 struct mlx4_priv
*priv
= mlx4_priv(dev
);
860 writel(priv
->eq_table
.clr_mask
, priv
->eq_table
.clr_int
);
862 for (i
= 0; i
< dev
->caps
.num_comp_vectors
+ 1; ++i
)
863 work
|= mlx4_eq_int(dev
, &priv
->eq_table
.eq
[i
]);
865 return IRQ_RETVAL(work
);
868 static irqreturn_t
mlx4_msi_x_interrupt(int irq
, void *eq_ptr
)
870 struct mlx4_eq
*eq
= eq_ptr
;
871 struct mlx4_dev
*dev
= eq
->dev
;
873 mlx4_eq_int(dev
, eq
);
875 /* MSI-X vectors always belong to us */
879 int mlx4_MAP_EQ_wrapper(struct mlx4_dev
*dev
, int slave
,
880 struct mlx4_vhcr
*vhcr
,
881 struct mlx4_cmd_mailbox
*inbox
,
882 struct mlx4_cmd_mailbox
*outbox
,
883 struct mlx4_cmd_info
*cmd
)
885 struct mlx4_priv
*priv
= mlx4_priv(dev
);
886 struct mlx4_slave_event_eq_info
*event_eq
=
887 priv
->mfunc
.master
.slave_state
[slave
].event_eq
;
888 u32 in_modifier
= vhcr
->in_modifier
;
889 u32 eqn
= in_modifier
& 0x3FF;
890 u64 in_param
= vhcr
->in_param
;
894 if (slave
== dev
->caps
.function
)
895 err
= mlx4_cmd(dev
, in_param
, (in_modifier
& 0x80000000) | eqn
,
896 0, MLX4_CMD_MAP_EQ
, MLX4_CMD_TIME_CLASS_B
,
899 for (i
= 0; i
< MLX4_EVENT_TYPES_NUM
; ++i
)
900 if (in_param
& (1LL << i
))
901 event_eq
[i
].eqn
= in_modifier
>> 31 ? -1 : eqn
;
906 static int mlx4_MAP_EQ(struct mlx4_dev
*dev
, u64 event_mask
, int unmap
,
909 return mlx4_cmd(dev
, event_mask
, (unmap
<< 31) | eq_num
,
910 0, MLX4_CMD_MAP_EQ
, MLX4_CMD_TIME_CLASS_B
,
914 static int mlx4_SW2HW_EQ(struct mlx4_dev
*dev
, struct mlx4_cmd_mailbox
*mailbox
,
917 return mlx4_cmd(dev
, mailbox
->dma
, eq_num
, 0,
918 MLX4_CMD_SW2HW_EQ
, MLX4_CMD_TIME_CLASS_A
,
922 static int mlx4_HW2SW_EQ(struct mlx4_dev
*dev
, int eq_num
)
924 return mlx4_cmd(dev
, 0, eq_num
, 1, MLX4_CMD_HW2SW_EQ
,
925 MLX4_CMD_TIME_CLASS_A
, MLX4_CMD_WRAPPED
);
928 static int mlx4_num_eq_uar(struct mlx4_dev
*dev
)
931 * Each UAR holds 4 EQ doorbells. To figure out how many UARs
932 * we need to map, take the difference of highest index and
933 * the lowest index we'll use and add 1.
935 return (dev
->caps
.num_comp_vectors
+ 1 + dev
->caps
.reserved_eqs
) / 4 -
936 dev
->caps
.reserved_eqs
/ 4 + 1;
939 static void __iomem
*mlx4_get_eq_uar(struct mlx4_dev
*dev
, struct mlx4_eq
*eq
)
941 struct mlx4_priv
*priv
= mlx4_priv(dev
);
944 index
= eq
->eqn
/ 4 - dev
->caps
.reserved_eqs
/ 4;
946 if (!priv
->eq_table
.uar_map
[index
]) {
947 priv
->eq_table
.uar_map
[index
] =
949 pci_resource_start(dev
->persist
->pdev
, 2) +
950 ((eq
->eqn
/ 4) << (dev
->uar_page_shift
)),
951 (1 << (dev
->uar_page_shift
)));
952 if (!priv
->eq_table
.uar_map
[index
]) {
953 mlx4_err(dev
, "Couldn't map EQ doorbell for EQN 0x%06x\n",
959 return priv
->eq_table
.uar_map
[index
] + 0x800 + 8 * (eq
->eqn
% 4);
962 static void mlx4_unmap_uar(struct mlx4_dev
*dev
)
964 struct mlx4_priv
*priv
= mlx4_priv(dev
);
967 for (i
= 0; i
< mlx4_num_eq_uar(dev
); ++i
)
968 if (priv
->eq_table
.uar_map
[i
]) {
969 iounmap(priv
->eq_table
.uar_map
[i
]);
970 priv
->eq_table
.uar_map
[i
] = NULL
;
974 static int mlx4_create_eq(struct mlx4_dev
*dev
, int nent
,
975 u8 intr
, struct mlx4_eq
*eq
)
977 struct mlx4_priv
*priv
= mlx4_priv(dev
);
978 struct mlx4_cmd_mailbox
*mailbox
;
979 struct mlx4_eq_context
*eq_context
;
981 u64
*dma_list
= NULL
;
988 eq
->nent
= roundup_pow_of_two(max(nent
, 2));
989 /* CX3 is capable of extending the CQE/EQE from 32 to 64 bytes, with
990 * strides of 64B,128B and 256B.
992 npages
= PAGE_ALIGN(eq
->nent
* dev
->caps
.eqe_size
) / PAGE_SIZE
;
994 eq
->page_list
= kmalloc(npages
* sizeof *eq
->page_list
,
999 for (i
= 0; i
< npages
; ++i
)
1000 eq
->page_list
[i
].buf
= NULL
;
1002 dma_list
= kmalloc(npages
* sizeof *dma_list
, GFP_KERNEL
);
1006 mailbox
= mlx4_alloc_cmd_mailbox(dev
);
1007 if (IS_ERR(mailbox
))
1009 eq_context
= mailbox
->buf
;
1011 for (i
= 0; i
< npages
; ++i
) {
1012 eq
->page_list
[i
].buf
= dma_alloc_coherent(&dev
->persist
->
1016 if (!eq
->page_list
[i
].buf
)
1017 goto err_out_free_pages
;
1020 eq
->page_list
[i
].map
= t
;
1022 memset(eq
->page_list
[i
].buf
, 0, PAGE_SIZE
);
1025 eq
->eqn
= mlx4_bitmap_alloc(&priv
->eq_table
.bitmap
);
1027 goto err_out_free_pages
;
1029 eq
->doorbell
= mlx4_get_eq_uar(dev
, eq
);
1030 if (!eq
->doorbell
) {
1032 goto err_out_free_eq
;
1035 err
= mlx4_mtt_init(dev
, npages
, PAGE_SHIFT
, &eq
->mtt
);
1037 goto err_out_free_eq
;
1039 err
= mlx4_write_mtt(dev
, &eq
->mtt
, 0, npages
, dma_list
);
1041 goto err_out_free_mtt
;
1043 eq_context
->flags
= cpu_to_be32(MLX4_EQ_STATUS_OK
|
1044 MLX4_EQ_STATE_ARMED
);
1045 eq_context
->log_eq_size
= ilog2(eq
->nent
);
1046 eq_context
->intr
= intr
;
1047 eq_context
->log_page_size
= PAGE_SHIFT
- MLX4_ICM_PAGE_SHIFT
;
1049 mtt_addr
= mlx4_mtt_addr(dev
, &eq
->mtt
);
1050 eq_context
->mtt_base_addr_h
= mtt_addr
>> 32;
1051 eq_context
->mtt_base_addr_l
= cpu_to_be32(mtt_addr
& 0xffffffff);
1053 err
= mlx4_SW2HW_EQ(dev
, mailbox
, eq
->eqn
);
1055 mlx4_warn(dev
, "SW2HW_EQ failed (%d)\n", err
);
1056 goto err_out_free_mtt
;
1060 mlx4_free_cmd_mailbox(dev
, mailbox
);
1064 INIT_LIST_HEAD(&eq
->tasklet_ctx
.list
);
1065 INIT_LIST_HEAD(&eq
->tasklet_ctx
.process_list
);
1066 spin_lock_init(&eq
->tasklet_ctx
.lock
);
1067 tasklet_init(&eq
->tasklet_ctx
.task
, mlx4_cq_tasklet_cb
,
1068 (unsigned long)&eq
->tasklet_ctx
);
1073 mlx4_mtt_cleanup(dev
, &eq
->mtt
);
1076 mlx4_bitmap_free(&priv
->eq_table
.bitmap
, eq
->eqn
, MLX4_USE_RR
);
1079 for (i
= 0; i
< npages
; ++i
)
1080 if (eq
->page_list
[i
].buf
)
1081 dma_free_coherent(&dev
->persist
->pdev
->dev
, PAGE_SIZE
,
1082 eq
->page_list
[i
].buf
,
1083 eq
->page_list
[i
].map
);
1085 mlx4_free_cmd_mailbox(dev
, mailbox
);
1088 kfree(eq
->page_list
);
1095 static void mlx4_free_eq(struct mlx4_dev
*dev
,
1098 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1101 /* CX3 is capable of extending the CQE/EQE from 32 to 64 bytes, with
1102 * strides of 64B,128B and 256B
1104 int npages
= PAGE_ALIGN(dev
->caps
.eqe_size
* eq
->nent
) / PAGE_SIZE
;
1106 err
= mlx4_HW2SW_EQ(dev
, eq
->eqn
);
1108 mlx4_warn(dev
, "HW2SW_EQ failed (%d)\n", err
);
1110 synchronize_irq(eq
->irq
);
1111 tasklet_disable(&eq
->tasklet_ctx
.task
);
1113 mlx4_mtt_cleanup(dev
, &eq
->mtt
);
1114 for (i
= 0; i
< npages
; ++i
)
1115 dma_free_coherent(&dev
->persist
->pdev
->dev
, PAGE_SIZE
,
1116 eq
->page_list
[i
].buf
,
1117 eq
->page_list
[i
].map
);
1119 kfree(eq
->page_list
);
1120 mlx4_bitmap_free(&priv
->eq_table
.bitmap
, eq
->eqn
, MLX4_USE_RR
);
1123 static void mlx4_free_irqs(struct mlx4_dev
*dev
)
1125 struct mlx4_eq_table
*eq_table
= &mlx4_priv(dev
)->eq_table
;
1128 if (eq_table
->have_irq
)
1129 free_irq(dev
->persist
->pdev
->irq
, dev
);
1131 for (i
= 0; i
< dev
->caps
.num_comp_vectors
+ 1; ++i
)
1132 if (eq_table
->eq
[i
].have_irq
) {
1133 free_cpumask_var(eq_table
->eq
[i
].affinity_mask
);
1134 #if defined(CONFIG_SMP)
1135 irq_set_affinity_hint(eq_table
->eq
[i
].irq
, NULL
);
1137 free_irq(eq_table
->eq
[i
].irq
, eq_table
->eq
+ i
);
1138 eq_table
->eq
[i
].have_irq
= 0;
1141 kfree(eq_table
->irq_names
);
1144 static int mlx4_map_clr_int(struct mlx4_dev
*dev
)
1146 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1148 priv
->clr_base
= ioremap(pci_resource_start(dev
->persist
->pdev
,
1149 priv
->fw
.clr_int_bar
) +
1150 priv
->fw
.clr_int_base
, MLX4_CLR_INT_SIZE
);
1151 if (!priv
->clr_base
) {
1152 mlx4_err(dev
, "Couldn't map interrupt clear register, aborting\n");
1159 static void mlx4_unmap_clr_int(struct mlx4_dev
*dev
)
1161 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1163 iounmap(priv
->clr_base
);
1166 int mlx4_alloc_eq_table(struct mlx4_dev
*dev
)
1168 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1170 priv
->eq_table
.eq
= kcalloc(dev
->caps
.num_eqs
- dev
->caps
.reserved_eqs
,
1171 sizeof *priv
->eq_table
.eq
, GFP_KERNEL
);
1172 if (!priv
->eq_table
.eq
)
1178 void mlx4_free_eq_table(struct mlx4_dev
*dev
)
1180 kfree(mlx4_priv(dev
)->eq_table
.eq
);
1183 int mlx4_init_eq_table(struct mlx4_dev
*dev
)
1185 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1189 priv
->eq_table
.uar_map
= kcalloc(mlx4_num_eq_uar(dev
),
1190 sizeof *priv
->eq_table
.uar_map
,
1192 if (!priv
->eq_table
.uar_map
) {
1197 err
= mlx4_bitmap_init(&priv
->eq_table
.bitmap
,
1198 roundup_pow_of_two(dev
->caps
.num_eqs
),
1199 dev
->caps
.num_eqs
- 1,
1200 dev
->caps
.reserved_eqs
,
1201 roundup_pow_of_two(dev
->caps
.num_eqs
) -
1206 for (i
= 0; i
< mlx4_num_eq_uar(dev
); ++i
)
1207 priv
->eq_table
.uar_map
[i
] = NULL
;
1209 if (!mlx4_is_slave(dev
)) {
1210 err
= mlx4_map_clr_int(dev
);
1212 goto err_out_bitmap
;
1214 priv
->eq_table
.clr_mask
=
1215 swab32(1 << (priv
->eq_table
.inta_pin
& 31));
1216 priv
->eq_table
.clr_int
= priv
->clr_base
+
1217 (priv
->eq_table
.inta_pin
< 32 ? 4 : 0);
1220 priv
->eq_table
.irq_names
=
1221 kmalloc(MLX4_IRQNAME_SIZE
* (dev
->caps
.num_comp_vectors
+ 1),
1223 if (!priv
->eq_table
.irq_names
) {
1225 goto err_out_clr_int
;
1228 for (i
= 0; i
< dev
->caps
.num_comp_vectors
+ 1; ++i
) {
1229 if (i
== MLX4_EQ_ASYNC
) {
1230 err
= mlx4_create_eq(dev
,
1231 MLX4_NUM_ASYNC_EQE
+ MLX4_NUM_SPARE_EQE
,
1232 0, &priv
->eq_table
.eq
[MLX4_EQ_ASYNC
]);
1234 struct mlx4_eq
*eq
= &priv
->eq_table
.eq
[i
];
1235 #ifdef CONFIG_RFS_ACCEL
1236 int port
= find_first_bit(eq
->actv_ports
.ports
,
1237 dev
->caps
.num_ports
) + 1;
1239 if (port
<= dev
->caps
.num_ports
) {
1240 struct mlx4_port_info
*info
=
1241 &mlx4_priv(dev
)->port
[port
];
1244 info
->rmap
= alloc_irq_cpu_rmap(
1245 mlx4_get_eqs_per_port(dev
, port
));
1247 mlx4_warn(dev
, "Failed to allocate cpu rmap\n");
1253 err
= irq_cpu_rmap_add(
1254 info
->rmap
, eq
->irq
);
1256 mlx4_warn(dev
, "Failed adding irq rmap\n");
1259 err
= mlx4_create_eq(dev
, dev
->quotas
.cq
+
1261 (dev
->flags
& MLX4_FLAG_MSI_X
) ?
1262 i
+ 1 - !!(i
> MLX4_EQ_ASYNC
) : 0,
1269 if (dev
->flags
& MLX4_FLAG_MSI_X
) {
1270 const char *eq_name
;
1272 snprintf(priv
->eq_table
.irq_names
+
1273 MLX4_EQ_ASYNC
* MLX4_IRQNAME_SIZE
,
1275 "mlx4-async@pci:%s",
1276 pci_name(dev
->persist
->pdev
));
1277 eq_name
= priv
->eq_table
.irq_names
+
1278 MLX4_EQ_ASYNC
* MLX4_IRQNAME_SIZE
;
1280 err
= request_irq(priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].irq
,
1281 mlx4_msi_x_interrupt
, 0, eq_name
,
1282 priv
->eq_table
.eq
+ MLX4_EQ_ASYNC
);
1286 priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].have_irq
= 1;
1288 snprintf(priv
->eq_table
.irq_names
,
1291 pci_name(dev
->persist
->pdev
));
1292 err
= request_irq(dev
->persist
->pdev
->irq
, mlx4_interrupt
,
1293 IRQF_SHARED
, priv
->eq_table
.irq_names
, dev
);
1297 priv
->eq_table
.have_irq
= 1;
1300 err
= mlx4_MAP_EQ(dev
, get_async_ev_mask(dev
), 0,
1301 priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].eqn
);
1303 mlx4_warn(dev
, "MAP_EQ for async EQ %d failed (%d)\n",
1304 priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].eqn
, err
);
1307 eq_set_ci(&priv
->eq_table
.eq
[MLX4_EQ_ASYNC
], 1);
1313 mlx4_free_eq(dev
, &priv
->eq_table
.eq
[--i
]);
1314 #ifdef CONFIG_RFS_ACCEL
1315 for (i
= 1; i
<= dev
->caps
.num_ports
; i
++) {
1316 if (mlx4_priv(dev
)->port
[i
].rmap
) {
1317 free_irq_cpu_rmap(mlx4_priv(dev
)->port
[i
].rmap
);
1318 mlx4_priv(dev
)->port
[i
].rmap
= NULL
;
1322 mlx4_free_irqs(dev
);
1325 if (!mlx4_is_slave(dev
))
1326 mlx4_unmap_clr_int(dev
);
1329 mlx4_unmap_uar(dev
);
1330 mlx4_bitmap_cleanup(&priv
->eq_table
.bitmap
);
1333 kfree(priv
->eq_table
.uar_map
);
1338 void mlx4_cleanup_eq_table(struct mlx4_dev
*dev
)
1340 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1343 mlx4_MAP_EQ(dev
, get_async_ev_mask(dev
), 1,
1344 priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].eqn
);
1346 #ifdef CONFIG_RFS_ACCEL
1347 for (i
= 1; i
<= dev
->caps
.num_ports
; i
++) {
1348 if (mlx4_priv(dev
)->port
[i
].rmap
) {
1349 free_irq_cpu_rmap(mlx4_priv(dev
)->port
[i
].rmap
);
1350 mlx4_priv(dev
)->port
[i
].rmap
= NULL
;
1354 mlx4_free_irqs(dev
);
1356 for (i
= 0; i
< dev
->caps
.num_comp_vectors
+ 1; ++i
)
1357 mlx4_free_eq(dev
, &priv
->eq_table
.eq
[i
]);
1359 if (!mlx4_is_slave(dev
))
1360 mlx4_unmap_clr_int(dev
);
1362 mlx4_unmap_uar(dev
);
1363 mlx4_bitmap_cleanup(&priv
->eq_table
.bitmap
);
1365 kfree(priv
->eq_table
.uar_map
);
1368 /* A test that verifies that we can accept interrupts
1369 * on the vector allocated for asynchronous events
1371 int mlx4_test_async(struct mlx4_dev
*dev
)
1373 return mlx4_NOP(dev
);
1375 EXPORT_SYMBOL(mlx4_test_async
);
1377 /* A test that verifies that we can accept interrupts
1378 * on the given irq vector of the tested port.
1379 * Interrupts are checked using the NOP command.
1381 int mlx4_test_interrupt(struct mlx4_dev
*dev
, int vector
)
1383 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1386 /* Temporary use polling for command completions */
1387 mlx4_cmd_use_polling(dev
);
1389 /* Map the new eq to handle all asynchronous events */
1390 err
= mlx4_MAP_EQ(dev
, get_async_ev_mask(dev
), 0,
1391 priv
->eq_table
.eq
[MLX4_CQ_TO_EQ_VECTOR(vector
)].eqn
);
1393 mlx4_warn(dev
, "Failed mapping eq for interrupt test\n");
1397 /* Go back to using events */
1398 mlx4_cmd_use_events(dev
);
1399 err
= mlx4_NOP(dev
);
1401 /* Return to default */
1402 mlx4_cmd_use_polling(dev
);
1404 mlx4_MAP_EQ(dev
, get_async_ev_mask(dev
), 0,
1405 priv
->eq_table
.eq
[MLX4_EQ_ASYNC
].eqn
);
1406 mlx4_cmd_use_events(dev
);
1410 EXPORT_SYMBOL(mlx4_test_interrupt
);
1412 bool mlx4_is_eq_vector_valid(struct mlx4_dev
*dev
, u8 port
, int vector
)
1414 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1416 vector
= MLX4_CQ_TO_EQ_VECTOR(vector
);
1417 if (vector
< 0 || (vector
>= dev
->caps
.num_comp_vectors
+ 1) ||
1418 (vector
== MLX4_EQ_ASYNC
))
1421 return test_bit(port
- 1, priv
->eq_table
.eq
[vector
].actv_ports
.ports
);
1423 EXPORT_SYMBOL(mlx4_is_eq_vector_valid
);
1425 u32
mlx4_get_eqs_per_port(struct mlx4_dev
*dev
, u8 port
)
1427 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1429 unsigned int sum
= 0;
1431 for (i
= 0; i
< dev
->caps
.num_comp_vectors
+ 1; i
++)
1432 sum
+= !!test_bit(port
- 1,
1433 priv
->eq_table
.eq
[i
].actv_ports
.ports
);
1437 EXPORT_SYMBOL(mlx4_get_eqs_per_port
);
1439 int mlx4_is_eq_shared(struct mlx4_dev
*dev
, int vector
)
1441 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1443 vector
= MLX4_CQ_TO_EQ_VECTOR(vector
);
1444 if (vector
<= 0 || (vector
>= dev
->caps
.num_comp_vectors
+ 1))
1447 return !!(bitmap_weight(priv
->eq_table
.eq
[vector
].actv_ports
.ports
,
1448 dev
->caps
.num_ports
) > 1);
1450 EXPORT_SYMBOL(mlx4_is_eq_shared
);
1452 struct cpu_rmap
*mlx4_get_cpu_rmap(struct mlx4_dev
*dev
, int port
)
1454 return mlx4_priv(dev
)->port
[port
].rmap
;
1456 EXPORT_SYMBOL(mlx4_get_cpu_rmap
);
1458 int mlx4_assign_eq(struct mlx4_dev
*dev
, u8 port
, int *vector
)
1460 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1462 u32 min_ref_count_val
= (u32
)-1;
1463 int requested_vector
= MLX4_CQ_TO_EQ_VECTOR(*vector
);
1464 int *prequested_vector
= NULL
;
1467 mutex_lock(&priv
->msix_ctl
.pool_lock
);
1468 if (requested_vector
< (dev
->caps
.num_comp_vectors
+ 1) &&
1469 (requested_vector
>= 0) &&
1470 (requested_vector
!= MLX4_EQ_ASYNC
)) {
1471 if (test_bit(port
- 1,
1472 priv
->eq_table
.eq
[requested_vector
].actv_ports
.ports
)) {
1473 prequested_vector
= &requested_vector
;
1477 for (i
= 1; i
< port
;
1478 requested_vector
+= mlx4_get_eqs_per_port(dev
, i
++))
1481 eq
= &priv
->eq_table
.eq
[requested_vector
];
1482 if (requested_vector
< dev
->caps
.num_comp_vectors
+ 1 &&
1483 test_bit(port
- 1, eq
->actv_ports
.ports
)) {
1484 prequested_vector
= &requested_vector
;
1489 if (!prequested_vector
) {
1490 requested_vector
= -1;
1491 for (i
= 0; min_ref_count_val
&& i
< dev
->caps
.num_comp_vectors
+ 1;
1493 struct mlx4_eq
*eq
= &priv
->eq_table
.eq
[i
];
1495 if (min_ref_count_val
> eq
->ref_count
&&
1496 test_bit(port
- 1, eq
->actv_ports
.ports
)) {
1497 min_ref_count_val
= eq
->ref_count
;
1498 requested_vector
= i
;
1502 if (requested_vector
< 0) {
1507 prequested_vector
= &requested_vector
;
1510 if (!test_bit(*prequested_vector
, priv
->msix_ctl
.pool_bm
) &&
1511 dev
->flags
& MLX4_FLAG_MSI_X
) {
1512 set_bit(*prequested_vector
, priv
->msix_ctl
.pool_bm
);
1513 snprintf(priv
->eq_table
.irq_names
+
1514 *prequested_vector
* MLX4_IRQNAME_SIZE
,
1515 MLX4_IRQNAME_SIZE
, "mlx4-%d@%s",
1516 *prequested_vector
, dev_name(&dev
->persist
->pdev
->dev
));
1518 err
= request_irq(priv
->eq_table
.eq
[*prequested_vector
].irq
,
1519 mlx4_msi_x_interrupt
, 0,
1520 &priv
->eq_table
.irq_names
[*prequested_vector
<< 5],
1521 priv
->eq_table
.eq
+ *prequested_vector
);
1524 clear_bit(*prequested_vector
, priv
->msix_ctl
.pool_bm
);
1525 *prequested_vector
= -1;
1527 #if defined(CONFIG_SMP)
1528 mlx4_set_eq_affinity_hint(priv
, *prequested_vector
);
1530 eq_set_ci(&priv
->eq_table
.eq
[*prequested_vector
], 1);
1531 priv
->eq_table
.eq
[*prequested_vector
].have_irq
= 1;
1535 if (!err
&& *prequested_vector
>= 0)
1536 priv
->eq_table
.eq
[*prequested_vector
].ref_count
++;
1539 mutex_unlock(&priv
->msix_ctl
.pool_lock
);
1541 if (!err
&& *prequested_vector
>= 0)
1542 *vector
= MLX4_EQ_TO_CQ_VECTOR(*prequested_vector
);
1548 EXPORT_SYMBOL(mlx4_assign_eq
);
1550 int mlx4_eq_get_irq(struct mlx4_dev
*dev
, int cq_vec
)
1552 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1554 return priv
->eq_table
.eq
[MLX4_CQ_TO_EQ_VECTOR(cq_vec
)].irq
;
1556 EXPORT_SYMBOL(mlx4_eq_get_irq
);
1558 void mlx4_release_eq(struct mlx4_dev
*dev
, int vec
)
1560 struct mlx4_priv
*priv
= mlx4_priv(dev
);
1561 int eq_vec
= MLX4_CQ_TO_EQ_VECTOR(vec
);
1563 mutex_lock(&priv
->msix_ctl
.pool_lock
);
1564 priv
->eq_table
.eq
[eq_vec
].ref_count
--;
1566 /* once we allocated EQ, we don't release it because it might be binded
1569 mutex_unlock(&priv
->msix_ctl
.pool_lock
);
1571 EXPORT_SYMBOL(mlx4_release_eq
);