]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - drivers/net/ethernet/sfc/rx.c
f2b78cd2baf80744cc9a984224acc4e9407f2eed
[mirror_ubuntu-bionic-kernel.git] / drivers / net / ethernet / sfc / rx.c
1 /****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
3 * Copyright 2005-2006 Fen Systems Ltd.
4 * Copyright 2005-2011 Solarflare Communications Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
9 */
10
11 #include <linux/socket.h>
12 #include <linux/in.h>
13 #include <linux/slab.h>
14 #include <linux/ip.h>
15 #include <linux/tcp.h>
16 #include <linux/udp.h>
17 #include <linux/prefetch.h>
18 #include <linux/moduleparam.h>
19 #include <linux/iommu.h>
20 #include <net/ip.h>
21 #include <net/checksum.h>
22 #include "net_driver.h"
23 #include "efx.h"
24 #include "nic.h"
25 #include "selftest.h"
26 #include "workarounds.h"
27
28 /* Preferred number of descriptors to fill at once */
29 #define EFX_RX_PREFERRED_BATCH 8U
30
31 /* Number of RX buffers to recycle pages for. When creating the RX page recycle
32 * ring, this number is divided by the number of buffers per page to calculate
33 * the number of pages to store in the RX page recycle ring.
34 */
35 #define EFX_RECYCLE_RING_SIZE_IOMMU 4096
36 #define EFX_RECYCLE_RING_SIZE_NOIOMMU (2 * EFX_RX_PREFERRED_BATCH)
37
38 /* Size of buffer allocated for skb header area. */
39 #define EFX_SKB_HEADERS 128u
40
41 /* This is the percentage fill level below which new RX descriptors
42 * will be added to the RX descriptor ring.
43 */
44 static unsigned int rx_refill_threshold;
45
46 /* Each packet can consume up to ceil(max_frame_len / buffer_size) buffers */
47 #define EFX_RX_MAX_FRAGS DIV_ROUND_UP(EFX_MAX_FRAME_LEN(EFX_MAX_MTU), \
48 EFX_RX_USR_BUF_SIZE)
49
50 /*
51 * RX maximum head room required.
52 *
53 * This must be at least 1 to prevent overflow, plus one packet-worth
54 * to allow pipelined receives.
55 */
56 #define EFX_RXD_HEAD_ROOM (1 + EFX_RX_MAX_FRAGS)
57
58 static inline u8 *efx_rx_buf_va(struct efx_rx_buffer *buf)
59 {
60 return page_address(buf->page) + buf->page_offset;
61 }
62
63 static inline u32 efx_rx_buf_hash(const u8 *eh)
64 {
65 /* The ethernet header is always directly after any hash. */
66 #if defined(CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS) || NET_IP_ALIGN % 4 == 0
67 return __le32_to_cpup((const __le32 *)(eh - 4));
68 #else
69 const u8 *data = eh - 4;
70 return (u32)data[0] |
71 (u32)data[1] << 8 |
72 (u32)data[2] << 16 |
73 (u32)data[3] << 24;
74 #endif
75 }
76
77 static inline struct efx_rx_buffer *
78 efx_rx_buf_next(struct efx_rx_queue *rx_queue, struct efx_rx_buffer *rx_buf)
79 {
80 if (unlikely(rx_buf == efx_rx_buffer(rx_queue, rx_queue->ptr_mask)))
81 return efx_rx_buffer(rx_queue, 0);
82 else
83 return rx_buf + 1;
84 }
85
86 static inline void efx_sync_rx_buffer(struct efx_nic *efx,
87 struct efx_rx_buffer *rx_buf,
88 unsigned int len)
89 {
90 dma_sync_single_for_cpu(&efx->pci_dev->dev, rx_buf->dma_addr, len,
91 DMA_FROM_DEVICE);
92 }
93
94 void efx_rx_config_page_split(struct efx_nic *efx)
95 {
96 efx->rx_page_buf_step = ALIGN(efx->rx_dma_len + NET_IP_ALIGN,
97 EFX_RX_BUF_ALIGNMENT);
98 efx->rx_bufs_per_page = efx->rx_buffer_order ? 1 :
99 ((PAGE_SIZE - sizeof(struct efx_rx_page_state)) /
100 efx->rx_page_buf_step);
101 efx->rx_buffer_truesize = (PAGE_SIZE << efx->rx_buffer_order) /
102 efx->rx_bufs_per_page;
103 efx->rx_pages_per_batch = DIV_ROUND_UP(EFX_RX_PREFERRED_BATCH,
104 efx->rx_bufs_per_page);
105 }
106
107 /* Check the RX page recycle ring for a page that can be reused. */
108 static struct page *efx_reuse_page(struct efx_rx_queue *rx_queue)
109 {
110 struct efx_nic *efx = rx_queue->efx;
111 struct page *page;
112 struct efx_rx_page_state *state;
113 unsigned index;
114
115 index = rx_queue->page_remove & rx_queue->page_ptr_mask;
116 page = rx_queue->page_ring[index];
117 if (page == NULL)
118 return NULL;
119
120 rx_queue->page_ring[index] = NULL;
121 /* page_remove cannot exceed page_add. */
122 if (rx_queue->page_remove != rx_queue->page_add)
123 ++rx_queue->page_remove;
124
125 /* If page_count is 1 then we hold the only reference to this page. */
126 if (page_count(page) == 1) {
127 ++rx_queue->page_recycle_count;
128 return page;
129 } else {
130 state = page_address(page);
131 dma_unmap_page(&efx->pci_dev->dev, state->dma_addr,
132 PAGE_SIZE << efx->rx_buffer_order,
133 DMA_FROM_DEVICE);
134 put_page(page);
135 ++rx_queue->page_recycle_failed;
136 }
137
138 return NULL;
139 }
140
141 /**
142 * efx_init_rx_buffers - create EFX_RX_BATCH page-based RX buffers
143 *
144 * @rx_queue: Efx RX queue
145 *
146 * This allocates a batch of pages, maps them for DMA, and populates
147 * struct efx_rx_buffers for each one. Return a negative error code or
148 * 0 on success. If a single page can be used for multiple buffers,
149 * then the page will either be inserted fully, or not at all.
150 */
151 static int efx_init_rx_buffers(struct efx_rx_queue *rx_queue)
152 {
153 struct efx_nic *efx = rx_queue->efx;
154 struct efx_rx_buffer *rx_buf;
155 struct page *page;
156 unsigned int page_offset;
157 struct efx_rx_page_state *state;
158 dma_addr_t dma_addr;
159 unsigned index, count;
160
161 count = 0;
162 do {
163 page = efx_reuse_page(rx_queue);
164 if (page == NULL) {
165 page = alloc_pages(__GFP_COLD | __GFP_COMP | GFP_ATOMIC,
166 efx->rx_buffer_order);
167 if (unlikely(page == NULL))
168 return -ENOMEM;
169 dma_addr =
170 dma_map_page(&efx->pci_dev->dev, page, 0,
171 PAGE_SIZE << efx->rx_buffer_order,
172 DMA_FROM_DEVICE);
173 if (unlikely(dma_mapping_error(&efx->pci_dev->dev,
174 dma_addr))) {
175 __free_pages(page, efx->rx_buffer_order);
176 return -EIO;
177 }
178 state = page_address(page);
179 state->dma_addr = dma_addr;
180 } else {
181 state = page_address(page);
182 dma_addr = state->dma_addr;
183 }
184
185 dma_addr += sizeof(struct efx_rx_page_state);
186 page_offset = sizeof(struct efx_rx_page_state);
187
188 do {
189 index = rx_queue->added_count & rx_queue->ptr_mask;
190 rx_buf = efx_rx_buffer(rx_queue, index);
191 rx_buf->dma_addr = dma_addr + NET_IP_ALIGN;
192 rx_buf->page = page;
193 rx_buf->page_offset = page_offset + NET_IP_ALIGN;
194 rx_buf->len = efx->rx_dma_len;
195 rx_buf->flags = 0;
196 ++rx_queue->added_count;
197 get_page(page);
198 dma_addr += efx->rx_page_buf_step;
199 page_offset += efx->rx_page_buf_step;
200 } while (page_offset + efx->rx_page_buf_step <= PAGE_SIZE);
201
202 rx_buf->flags = EFX_RX_BUF_LAST_IN_PAGE;
203 } while (++count < efx->rx_pages_per_batch);
204
205 return 0;
206 }
207
208 /* Unmap a DMA-mapped page. This function is only called for the final RX
209 * buffer in a page.
210 */
211 static void efx_unmap_rx_buffer(struct efx_nic *efx,
212 struct efx_rx_buffer *rx_buf)
213 {
214 struct page *page = rx_buf->page;
215
216 if (page) {
217 struct efx_rx_page_state *state = page_address(page);
218 dma_unmap_page(&efx->pci_dev->dev,
219 state->dma_addr,
220 PAGE_SIZE << efx->rx_buffer_order,
221 DMA_FROM_DEVICE);
222 }
223 }
224
225 static void efx_free_rx_buffer(struct efx_rx_buffer *rx_buf)
226 {
227 if (rx_buf->page) {
228 put_page(rx_buf->page);
229 rx_buf->page = NULL;
230 }
231 }
232
233 /* Attempt to recycle the page if there is an RX recycle ring; the page can
234 * only be added if this is the final RX buffer, to prevent pages being used in
235 * the descriptor ring and appearing in the recycle ring simultaneously.
236 */
237 static void efx_recycle_rx_page(struct efx_channel *channel,
238 struct efx_rx_buffer *rx_buf)
239 {
240 struct page *page = rx_buf->page;
241 struct efx_rx_queue *rx_queue = efx_channel_get_rx_queue(channel);
242 struct efx_nic *efx = rx_queue->efx;
243 unsigned index;
244
245 /* Only recycle the page after processing the final buffer. */
246 if (!(rx_buf->flags & EFX_RX_BUF_LAST_IN_PAGE))
247 return;
248
249 index = rx_queue->page_add & rx_queue->page_ptr_mask;
250 if (rx_queue->page_ring[index] == NULL) {
251 unsigned read_index = rx_queue->page_remove &
252 rx_queue->page_ptr_mask;
253
254 /* The next slot in the recycle ring is available, but
255 * increment page_remove if the read pointer currently
256 * points here.
257 */
258 if (read_index == index)
259 ++rx_queue->page_remove;
260 rx_queue->page_ring[index] = page;
261 ++rx_queue->page_add;
262 return;
263 }
264 ++rx_queue->page_recycle_full;
265 efx_unmap_rx_buffer(efx, rx_buf);
266 put_page(rx_buf->page);
267 }
268
269 static void efx_fini_rx_buffer(struct efx_rx_queue *rx_queue,
270 struct efx_rx_buffer *rx_buf)
271 {
272 /* Release the page reference we hold for the buffer. */
273 if (rx_buf->page)
274 put_page(rx_buf->page);
275
276 /* If this is the last buffer in a page, unmap and free it. */
277 if (rx_buf->flags & EFX_RX_BUF_LAST_IN_PAGE) {
278 efx_unmap_rx_buffer(rx_queue->efx, rx_buf);
279 efx_free_rx_buffer(rx_buf);
280 }
281 rx_buf->page = NULL;
282 }
283
284 /* Recycle the pages that are used by buffers that have just been received. */
285 static void efx_recycle_rx_pages(struct efx_channel *channel,
286 struct efx_rx_buffer *rx_buf,
287 unsigned int n_frags)
288 {
289 struct efx_rx_queue *rx_queue = efx_channel_get_rx_queue(channel);
290
291 do {
292 efx_recycle_rx_page(channel, rx_buf);
293 rx_buf = efx_rx_buf_next(rx_queue, rx_buf);
294 } while (--n_frags);
295 }
296
297 static void efx_discard_rx_packet(struct efx_channel *channel,
298 struct efx_rx_buffer *rx_buf,
299 unsigned int n_frags)
300 {
301 struct efx_rx_queue *rx_queue = efx_channel_get_rx_queue(channel);
302
303 efx_recycle_rx_pages(channel, rx_buf, n_frags);
304
305 do {
306 efx_free_rx_buffer(rx_buf);
307 rx_buf = efx_rx_buf_next(rx_queue, rx_buf);
308 } while (--n_frags);
309 }
310
311 /**
312 * efx_fast_push_rx_descriptors - push new RX descriptors quickly
313 * @rx_queue: RX descriptor queue
314 *
315 * This will aim to fill the RX descriptor queue up to
316 * @rx_queue->@max_fill. If there is insufficient atomic
317 * memory to do so, a slow fill will be scheduled.
318 *
319 * The caller must provide serialisation (none is used here). In practise,
320 * this means this function must run from the NAPI handler, or be called
321 * when NAPI is disabled.
322 */
323 void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue)
324 {
325 struct efx_nic *efx = rx_queue->efx;
326 unsigned int fill_level, batch_size;
327 int space, rc = 0;
328
329 if (!rx_queue->refill_enabled)
330 return;
331
332 /* Calculate current fill level, and exit if we don't need to fill */
333 fill_level = (rx_queue->added_count - rx_queue->removed_count);
334 EFX_BUG_ON_PARANOID(fill_level > rx_queue->efx->rxq_entries);
335 if (fill_level >= rx_queue->fast_fill_trigger)
336 goto out;
337
338 /* Record minimum fill level */
339 if (unlikely(fill_level < rx_queue->min_fill)) {
340 if (fill_level)
341 rx_queue->min_fill = fill_level;
342 }
343
344 batch_size = efx->rx_pages_per_batch * efx->rx_bufs_per_page;
345 space = rx_queue->max_fill - fill_level;
346 EFX_BUG_ON_PARANOID(space < batch_size);
347
348 netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
349 "RX queue %d fast-filling descriptor ring from"
350 " level %d to level %d\n",
351 efx_rx_queue_index(rx_queue), fill_level,
352 rx_queue->max_fill);
353
354
355 do {
356 rc = efx_init_rx_buffers(rx_queue);
357 if (unlikely(rc)) {
358 /* Ensure that we don't leave the rx queue empty */
359 if (rx_queue->added_count == rx_queue->removed_count)
360 efx_schedule_slow_fill(rx_queue);
361 goto out;
362 }
363 } while ((space -= batch_size) >= batch_size);
364
365 netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
366 "RX queue %d fast-filled descriptor ring "
367 "to level %d\n", efx_rx_queue_index(rx_queue),
368 rx_queue->added_count - rx_queue->removed_count);
369
370 out:
371 if (rx_queue->notified_count != rx_queue->added_count)
372 efx_nic_notify_rx_desc(rx_queue);
373 }
374
375 void efx_rx_slow_fill(unsigned long context)
376 {
377 struct efx_rx_queue *rx_queue = (struct efx_rx_queue *)context;
378
379 /* Post an event to cause NAPI to run and refill the queue */
380 efx_nic_generate_fill_event(rx_queue);
381 ++rx_queue->slow_fill_count;
382 }
383
384 static void efx_rx_packet__check_len(struct efx_rx_queue *rx_queue,
385 struct efx_rx_buffer *rx_buf,
386 int len)
387 {
388 struct efx_nic *efx = rx_queue->efx;
389 unsigned max_len = rx_buf->len - efx->type->rx_buffer_padding;
390
391 if (likely(len <= max_len))
392 return;
393
394 /* The packet must be discarded, but this is only a fatal error
395 * if the caller indicated it was
396 */
397 rx_buf->flags |= EFX_RX_PKT_DISCARD;
398
399 if ((len > rx_buf->len) && EFX_WORKAROUND_8071(efx)) {
400 if (net_ratelimit())
401 netif_err(efx, rx_err, efx->net_dev,
402 " RX queue %d seriously overlength "
403 "RX event (0x%x > 0x%x+0x%x). Leaking\n",
404 efx_rx_queue_index(rx_queue), len, max_len,
405 efx->type->rx_buffer_padding);
406 efx_schedule_reset(efx, RESET_TYPE_RX_RECOVERY);
407 } else {
408 if (net_ratelimit())
409 netif_err(efx, rx_err, efx->net_dev,
410 " RX queue %d overlength RX event "
411 "(0x%x > 0x%x)\n",
412 efx_rx_queue_index(rx_queue), len, max_len);
413 }
414
415 efx_rx_queue_channel(rx_queue)->n_rx_overlength++;
416 }
417
418 /* Pass a received packet up through GRO. GRO can handle pages
419 * regardless of checksum state and skbs with a good checksum.
420 */
421 static void
422 efx_rx_packet_gro(struct efx_channel *channel, struct efx_rx_buffer *rx_buf,
423 unsigned int n_frags, u8 *eh)
424 {
425 struct napi_struct *napi = &channel->napi_str;
426 gro_result_t gro_result;
427 struct efx_nic *efx = channel->efx;
428 struct sk_buff *skb;
429
430 skb = napi_get_frags(napi);
431 if (unlikely(!skb)) {
432 while (n_frags--) {
433 put_page(rx_buf->page);
434 rx_buf->page = NULL;
435 rx_buf = efx_rx_buf_next(&channel->rx_queue, rx_buf);
436 }
437 return;
438 }
439
440 if (efx->net_dev->features & NETIF_F_RXHASH)
441 skb->rxhash = efx_rx_buf_hash(eh);
442 skb->ip_summed = ((rx_buf->flags & EFX_RX_PKT_CSUMMED) ?
443 CHECKSUM_UNNECESSARY : CHECKSUM_NONE);
444
445 for (;;) {
446 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
447 rx_buf->page, rx_buf->page_offset,
448 rx_buf->len);
449 rx_buf->page = NULL;
450 skb->len += rx_buf->len;
451 if (skb_shinfo(skb)->nr_frags == n_frags)
452 break;
453
454 rx_buf = efx_rx_buf_next(&channel->rx_queue, rx_buf);
455 }
456
457 skb->data_len = skb->len;
458 skb->truesize += n_frags * efx->rx_buffer_truesize;
459
460 skb_record_rx_queue(skb, channel->rx_queue.core_index);
461
462 gro_result = napi_gro_frags(napi);
463 if (gro_result != GRO_DROP)
464 channel->irq_mod_score += 2;
465 }
466
467 /* Allocate and construct an SKB around page fragments */
468 static struct sk_buff *efx_rx_mk_skb(struct efx_channel *channel,
469 struct efx_rx_buffer *rx_buf,
470 unsigned int n_frags,
471 u8 *eh, int hdr_len)
472 {
473 struct efx_nic *efx = channel->efx;
474 struct sk_buff *skb;
475
476 /* Allocate an SKB to store the headers */
477 skb = netdev_alloc_skb(efx->net_dev, hdr_len + EFX_PAGE_SKB_ALIGN);
478 if (unlikely(skb == NULL))
479 return NULL;
480
481 EFX_BUG_ON_PARANOID(rx_buf->len < hdr_len);
482
483 skb_reserve(skb, EFX_PAGE_SKB_ALIGN);
484 memcpy(__skb_put(skb, hdr_len), eh, hdr_len);
485
486 /* Append the remaining page(s) onto the frag list */
487 if (rx_buf->len > hdr_len) {
488 rx_buf->page_offset += hdr_len;
489 rx_buf->len -= hdr_len;
490
491 for (;;) {
492 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
493 rx_buf->page, rx_buf->page_offset,
494 rx_buf->len);
495 rx_buf->page = NULL;
496 skb->len += rx_buf->len;
497 skb->data_len += rx_buf->len;
498 if (skb_shinfo(skb)->nr_frags == n_frags)
499 break;
500
501 rx_buf = efx_rx_buf_next(&channel->rx_queue, rx_buf);
502 }
503 } else {
504 __free_pages(rx_buf->page, efx->rx_buffer_order);
505 rx_buf->page = NULL;
506 n_frags = 0;
507 }
508
509 skb->truesize += n_frags * efx->rx_buffer_truesize;
510
511 /* Move past the ethernet header */
512 skb->protocol = eth_type_trans(skb, efx->net_dev);
513
514 return skb;
515 }
516
517 void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
518 unsigned int n_frags, unsigned int len, u16 flags)
519 {
520 struct efx_nic *efx = rx_queue->efx;
521 struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
522 struct efx_rx_buffer *rx_buf;
523
524 rx_buf = efx_rx_buffer(rx_queue, index);
525 rx_buf->flags |= flags;
526
527 /* Validate the number of fragments and completed length */
528 if (n_frags == 1) {
529 efx_rx_packet__check_len(rx_queue, rx_buf, len);
530 } else if (unlikely(n_frags > EFX_RX_MAX_FRAGS) ||
531 unlikely(len <= (n_frags - 1) * EFX_RX_USR_BUF_SIZE) ||
532 unlikely(len > n_frags * EFX_RX_USR_BUF_SIZE) ||
533 unlikely(!efx->rx_scatter)) {
534 /* If this isn't an explicit discard request, either
535 * the hardware or the driver is broken.
536 */
537 WARN_ON(!(len == 0 && rx_buf->flags & EFX_RX_PKT_DISCARD));
538 rx_buf->flags |= EFX_RX_PKT_DISCARD;
539 }
540
541 netif_vdbg(efx, rx_status, efx->net_dev,
542 "RX queue %d received ids %x-%x len %d %s%s\n",
543 efx_rx_queue_index(rx_queue), index,
544 (index + n_frags - 1) & rx_queue->ptr_mask, len,
545 (rx_buf->flags & EFX_RX_PKT_CSUMMED) ? " [SUMMED]" : "",
546 (rx_buf->flags & EFX_RX_PKT_DISCARD) ? " [DISCARD]" : "");
547
548 /* Discard packet, if instructed to do so. Process the
549 * previous receive first.
550 */
551 if (unlikely(rx_buf->flags & EFX_RX_PKT_DISCARD)) {
552 efx_rx_flush_packet(channel);
553 efx_discard_rx_packet(channel, rx_buf, n_frags);
554 return;
555 }
556
557 if (n_frags == 1)
558 rx_buf->len = len;
559
560 /* Release and/or sync the DMA mapping - assumes all RX buffers
561 * consumed in-order per RX queue.
562 */
563 efx_sync_rx_buffer(efx, rx_buf, rx_buf->len);
564
565 /* Prefetch nice and early so data will (hopefully) be in cache by
566 * the time we look at it.
567 */
568 prefetch(efx_rx_buf_va(rx_buf));
569
570 rx_buf->page_offset += efx->type->rx_buffer_hash_size;
571 rx_buf->len -= efx->type->rx_buffer_hash_size;
572
573 if (n_frags > 1) {
574 /* Release/sync DMA mapping for additional fragments.
575 * Fix length for last fragment.
576 */
577 unsigned int tail_frags = n_frags - 1;
578
579 for (;;) {
580 rx_buf = efx_rx_buf_next(rx_queue, rx_buf);
581 if (--tail_frags == 0)
582 break;
583 efx_sync_rx_buffer(efx, rx_buf, EFX_RX_USR_BUF_SIZE);
584 }
585 rx_buf->len = len - (n_frags - 1) * EFX_RX_USR_BUF_SIZE;
586 efx_sync_rx_buffer(efx, rx_buf, rx_buf->len);
587 }
588
589 /* All fragments have been DMA-synced, so recycle pages. */
590 rx_buf = efx_rx_buffer(rx_queue, index);
591 efx_recycle_rx_pages(channel, rx_buf, n_frags);
592
593 /* Pipeline receives so that we give time for packet headers to be
594 * prefetched into cache.
595 */
596 efx_rx_flush_packet(channel);
597 channel->rx_pkt_n_frags = n_frags;
598 channel->rx_pkt_index = index;
599 }
600
601 static void efx_rx_deliver(struct efx_channel *channel, u8 *eh,
602 struct efx_rx_buffer *rx_buf,
603 unsigned int n_frags)
604 {
605 struct sk_buff *skb;
606 u16 hdr_len = min_t(u16, rx_buf->len, EFX_SKB_HEADERS);
607
608 skb = efx_rx_mk_skb(channel, rx_buf, n_frags, eh, hdr_len);
609 if (unlikely(skb == NULL)) {
610 efx_free_rx_buffer(rx_buf);
611 return;
612 }
613 skb_record_rx_queue(skb, channel->rx_queue.core_index);
614
615 /* Set the SKB flags */
616 skb_checksum_none_assert(skb);
617 if (likely(rx_buf->flags & EFX_RX_PKT_CSUMMED))
618 skb->ip_summed = CHECKSUM_UNNECESSARY;
619
620 if (channel->type->receive_skb)
621 if (channel->type->receive_skb(channel, skb))
622 return;
623
624 /* Pass the packet up */
625 netif_receive_skb(skb);
626 }
627
628 /* Handle a received packet. Second half: Touches packet payload. */
629 void __efx_rx_packet(struct efx_channel *channel)
630 {
631 struct efx_nic *efx = channel->efx;
632 struct efx_rx_buffer *rx_buf =
633 efx_rx_buffer(&channel->rx_queue, channel->rx_pkt_index);
634 u8 *eh = efx_rx_buf_va(rx_buf);
635
636 /* If we're in loopback test, then pass the packet directly to the
637 * loopback layer, and free the rx_buf here
638 */
639 if (unlikely(efx->loopback_selftest)) {
640 efx_loopback_rx_packet(efx, eh, rx_buf->len);
641 efx_free_rx_buffer(rx_buf);
642 goto out;
643 }
644
645 if (unlikely(!(efx->net_dev->features & NETIF_F_RXCSUM)))
646 rx_buf->flags &= ~EFX_RX_PKT_CSUMMED;
647
648 if ((rx_buf->flags & EFX_RX_PKT_TCP) && !channel->type->receive_skb)
649 efx_rx_packet_gro(channel, rx_buf, channel->rx_pkt_n_frags, eh);
650 else
651 efx_rx_deliver(channel, eh, rx_buf, channel->rx_pkt_n_frags);
652 out:
653 channel->rx_pkt_n_frags = 0;
654 }
655
656 int efx_probe_rx_queue(struct efx_rx_queue *rx_queue)
657 {
658 struct efx_nic *efx = rx_queue->efx;
659 unsigned int entries;
660 int rc;
661
662 /* Create the smallest power-of-two aligned ring */
663 entries = max(roundup_pow_of_two(efx->rxq_entries), EFX_MIN_DMAQ_SIZE);
664 EFX_BUG_ON_PARANOID(entries > EFX_MAX_DMAQ_SIZE);
665 rx_queue->ptr_mask = entries - 1;
666
667 netif_dbg(efx, probe, efx->net_dev,
668 "creating RX queue %d size %#x mask %#x\n",
669 efx_rx_queue_index(rx_queue), efx->rxq_entries,
670 rx_queue->ptr_mask);
671
672 /* Allocate RX buffers */
673 rx_queue->buffer = kcalloc(entries, sizeof(*rx_queue->buffer),
674 GFP_KERNEL);
675 if (!rx_queue->buffer)
676 return -ENOMEM;
677
678 rc = efx_nic_probe_rx(rx_queue);
679 if (rc) {
680 kfree(rx_queue->buffer);
681 rx_queue->buffer = NULL;
682 }
683
684 return rc;
685 }
686
687 static void efx_init_rx_recycle_ring(struct efx_nic *efx,
688 struct efx_rx_queue *rx_queue)
689 {
690 unsigned int bufs_in_recycle_ring, page_ring_size;
691
692 /* Set the RX recycle ring size */
693 #ifdef CONFIG_PPC64
694 bufs_in_recycle_ring = EFX_RECYCLE_RING_SIZE_IOMMU;
695 #else
696 if (iommu_present(&pci_bus_type))
697 bufs_in_recycle_ring = EFX_RECYCLE_RING_SIZE_IOMMU;
698 else
699 bufs_in_recycle_ring = EFX_RECYCLE_RING_SIZE_NOIOMMU;
700 #endif /* CONFIG_PPC64 */
701
702 page_ring_size = roundup_pow_of_two(bufs_in_recycle_ring /
703 efx->rx_bufs_per_page);
704 rx_queue->page_ring = kcalloc(page_ring_size,
705 sizeof(*rx_queue->page_ring), GFP_KERNEL);
706 rx_queue->page_ptr_mask = page_ring_size - 1;
707 }
708
709 void efx_init_rx_queue(struct efx_rx_queue *rx_queue)
710 {
711 struct efx_nic *efx = rx_queue->efx;
712 unsigned int max_fill, trigger, max_trigger;
713
714 netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
715 "initialising RX queue %d\n", efx_rx_queue_index(rx_queue));
716
717 /* Initialise ptr fields */
718 rx_queue->added_count = 0;
719 rx_queue->notified_count = 0;
720 rx_queue->removed_count = 0;
721 rx_queue->min_fill = -1U;
722 efx_init_rx_recycle_ring(efx, rx_queue);
723
724 rx_queue->page_remove = 0;
725 rx_queue->page_add = rx_queue->page_ptr_mask + 1;
726 rx_queue->page_recycle_count = 0;
727 rx_queue->page_recycle_failed = 0;
728 rx_queue->page_recycle_full = 0;
729
730 /* Initialise limit fields */
731 max_fill = efx->rxq_entries - EFX_RXD_HEAD_ROOM;
732 max_trigger =
733 max_fill - efx->rx_pages_per_batch * efx->rx_bufs_per_page;
734 if (rx_refill_threshold != 0) {
735 trigger = max_fill * min(rx_refill_threshold, 100U) / 100U;
736 if (trigger > max_trigger)
737 trigger = max_trigger;
738 } else {
739 trigger = max_trigger;
740 }
741
742 rx_queue->max_fill = max_fill;
743 rx_queue->fast_fill_trigger = trigger;
744 rx_queue->refill_enabled = true;
745
746 /* Set up RX descriptor ring */
747 efx_nic_init_rx(rx_queue);
748 }
749
750 void efx_fini_rx_queue(struct efx_rx_queue *rx_queue)
751 {
752 int i;
753 struct efx_nic *efx = rx_queue->efx;
754 struct efx_rx_buffer *rx_buf;
755
756 netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
757 "shutting down RX queue %d\n", efx_rx_queue_index(rx_queue));
758
759 del_timer_sync(&rx_queue->slow_fill);
760
761 /* Release RX buffers from the current read ptr to the write ptr */
762 if (rx_queue->buffer) {
763 for (i = rx_queue->removed_count; i < rx_queue->added_count;
764 i++) {
765 unsigned index = i & rx_queue->ptr_mask;
766 rx_buf = efx_rx_buffer(rx_queue, index);
767 efx_fini_rx_buffer(rx_queue, rx_buf);
768 }
769 }
770
771 /* Unmap and release the pages in the recycle ring. Remove the ring. */
772 for (i = 0; i <= rx_queue->page_ptr_mask; i++) {
773 struct page *page = rx_queue->page_ring[i];
774 struct efx_rx_page_state *state;
775
776 if (page == NULL)
777 continue;
778
779 state = page_address(page);
780 dma_unmap_page(&efx->pci_dev->dev, state->dma_addr,
781 PAGE_SIZE << efx->rx_buffer_order,
782 DMA_FROM_DEVICE);
783 put_page(page);
784 }
785 kfree(rx_queue->page_ring);
786 rx_queue->page_ring = NULL;
787 }
788
789 void efx_remove_rx_queue(struct efx_rx_queue *rx_queue)
790 {
791 netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
792 "destroying RX queue %d\n", efx_rx_queue_index(rx_queue));
793
794 efx_nic_remove_rx(rx_queue);
795
796 kfree(rx_queue->buffer);
797 rx_queue->buffer = NULL;
798 }
799
800
801 module_param(rx_refill_threshold, uint, 0444);
802 MODULE_PARM_DESC(rx_refill_threshold,
803 "RX descriptor ring refill threshold (%)");
804