]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blob - drivers/net/ethernet/smsc/smsc9420.c
projects / mirror_ubuntu-zesty-kernel.git / blob
? search:


d457fa2d7509e70273b111fce6d8cff68663dd4b
[mirror_ubuntu-zesty-kernel.git] / drivers / net / ethernet / smsc / smsc9420.c
1 /***************************************************************************
2 *
3 * Copyright (C) 2007,2008 SMSC
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License
7 * as published by the Free Software Foundation; either version 2
8 * of the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18 *
19 ***************************************************************************
20 */
21
22 #include <linux/interrupt.h>
23 #include <linux/kernel.h>
24 #include <linux/netdevice.h>
25 #include <linux/phy.h>
26 #include <linux/pci.h>
27 #include <linux/if_vlan.h>
28 #include <linux/dma-mapping.h>
29 #include <linux/crc32.h>
30 #include <linux/slab.h>
31 #include <linux/module.h>
32 #include <asm/unaligned.h>
33 #include "smsc9420.h"
34
35 #define DRV_NAME "smsc9420"
36 #define PFX DRV_NAME ": "
37 #define DRV_MDIONAME "smsc9420-mdio"
38 #define DRV_DESCRIPTION "SMSC LAN9420 driver"
39 #define DRV_VERSION "1.01"
40
41 MODULE_LICENSE("GPL");
42 MODULE_VERSION(DRV_VERSION);
43
44 struct smsc9420_dma_desc {
45 u32 status;
46 u32 length;
47 u32 buffer1;
48 u32 buffer2;
49 };
50
51 struct smsc9420_ring_info {
52 struct sk_buff *skb;
53 dma_addr_t mapping;
54 };
55
56 struct smsc9420_pdata {
57 void __iomem *ioaddr;
58 struct pci_dev *pdev;
59 struct net_device *dev;
60
61 struct smsc9420_dma_desc *rx_ring;
62 struct smsc9420_dma_desc *tx_ring;
63 struct smsc9420_ring_info *tx_buffers;
64 struct smsc9420_ring_info *rx_buffers;
65 dma_addr_t rx_dma_addr;
66 dma_addr_t tx_dma_addr;
67 int tx_ring_head, tx_ring_tail;
68 int rx_ring_head, rx_ring_tail;
69
70 spinlock_t int_lock;
71 spinlock_t phy_lock;
72
73 struct napi_struct napi;
74
75 bool software_irq_signal;
76 bool rx_csum;
77 u32 msg_enable;
78
79 struct phy_device *phy_dev;
80 struct mii_bus *mii_bus;
81 int phy_irq[PHY_MAX_ADDR];
82 int last_duplex;
83 int last_carrier;
84 };
85
86 static DEFINE_PCI_DEVICE_TABLE(smsc9420_id_table) = {
87 { PCI_VENDOR_ID_9420, PCI_DEVICE_ID_9420, PCI_ANY_ID, PCI_ANY_ID, },
88 { 0, }
89 };
90
91 MODULE_DEVICE_TABLE(pci, smsc9420_id_table);
92
93 #define SMSC_MSG_DEFAULT (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK)
94
95 static uint smsc_debug;
96 static uint debug = -1;
97 module_param(debug, uint, 0);
98 MODULE_PARM_DESC(debug, "debug level");
99
100 #define smsc_dbg(TYPE, f, a...) \
101 do { if ((pd)->msg_enable & NETIF_MSG_##TYPE) \
102 printk(KERN_DEBUG PFX f "\n", ## a); \
103 } while (0)
104
105 #define smsc_info(TYPE, f, a...) \
106 do { if ((pd)->msg_enable & NETIF_MSG_##TYPE) \
107 printk(KERN_INFO PFX f "\n", ## a); \
108 } while (0)
109
110 #define smsc_warn(TYPE, f, a...) \
111 do { if ((pd)->msg_enable & NETIF_MSG_##TYPE) \
112 printk(KERN_WARNING PFX f "\n", ## a); \
113 } while (0)
114
115 static inline u32 smsc9420_reg_read(struct smsc9420_pdata *pd, u32 offset)
116 {
117 return ioread32(pd->ioaddr + offset);
118 }
119
120 static inline void
121 smsc9420_reg_write(struct smsc9420_pdata *pd, u32 offset, u32 value)
122 {
123 iowrite32(value, pd->ioaddr + offset);
124 }
125
126 static inline void smsc9420_pci_flush_write(struct smsc9420_pdata *pd)
127 {
128 /* to ensure PCI write completion, we must perform a PCI read */
129 smsc9420_reg_read(pd, ID_REV);
130 }
131
132 static int smsc9420_mii_read(struct mii_bus *bus, int phyaddr, int regidx)
133 {
134 struct smsc9420_pdata *pd = (struct smsc9420_pdata *)bus->priv;
135 unsigned long flags;
136 u32 addr;
137 int i, reg = -EIO;
138
139 spin_lock_irqsave(&pd->phy_lock, flags);
140
141 /* confirm MII not busy */
142 if ((smsc9420_reg_read(pd, MII_ACCESS) & MII_ACCESS_MII_BUSY_)) {
143 smsc_warn(DRV, "MII is busy???");
144 goto out;
145 }
146
147 /* set the address, index & direction (read from PHY) */
148 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) |
149 MII_ACCESS_MII_READ_;
150 smsc9420_reg_write(pd, MII_ACCESS, addr);
151
152 /* wait for read to complete with 50us timeout */
153 for (i = 0; i < 5; i++) {
154 if (!(smsc9420_reg_read(pd, MII_ACCESS) &
155 MII_ACCESS_MII_BUSY_)) {
156 reg = (u16)smsc9420_reg_read(pd, MII_DATA);
157 goto out;
158 }
159 udelay(10);
160 }
161
162 smsc_warn(DRV, "MII busy timeout!");
163
164 out:
165 spin_unlock_irqrestore(&pd->phy_lock, flags);
166 return reg;
167 }
168
169 static int smsc9420_mii_write(struct mii_bus *bus, int phyaddr, int regidx,
170 u16 val)
171 {
172 struct smsc9420_pdata *pd = (struct smsc9420_pdata *)bus->priv;
173 unsigned long flags;
174 u32 addr;
175 int i, reg = -EIO;
176
177 spin_lock_irqsave(&pd->phy_lock, flags);
178
179 /* confirm MII not busy */
180 if ((smsc9420_reg_read(pd, MII_ACCESS) & MII_ACCESS_MII_BUSY_)) {
181 smsc_warn(DRV, "MII is busy???");
182 goto out;
183 }
184
185 /* put the data to write in the MAC */
186 smsc9420_reg_write(pd, MII_DATA, (u32)val);
187
188 /* set the address, index & direction (write to PHY) */
189 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) |
190 MII_ACCESS_MII_WRITE_;
191 smsc9420_reg_write(pd, MII_ACCESS, addr);
192
193 /* wait for write to complete with 50us timeout */
194 for (i = 0; i < 5; i++) {
195 if (!(smsc9420_reg_read(pd, MII_ACCESS) &
196 MII_ACCESS_MII_BUSY_)) {
197 reg = 0;
198 goto out;
199 }
200 udelay(10);
201 }
202
203 smsc_warn(DRV, "MII busy timeout!");
204
205 out:
206 spin_unlock_irqrestore(&pd->phy_lock, flags);
207 return reg;
208 }
209
210 /* Returns hash bit number for given MAC address
211 * Example:
212 * 01 00 5E 00 00 01 -> returns bit number 31 */
213 static u32 smsc9420_hash(u8 addr[ETH_ALEN])
214 {
215 return (ether_crc(ETH_ALEN, addr) >> 26) & 0x3f;
216 }
217
218 static int smsc9420_eeprom_reload(struct smsc9420_pdata *pd)
219 {
220 int timeout = 100000;
221
222 BUG_ON(!pd);
223
224 if (smsc9420_reg_read(pd, E2P_CMD) & E2P_CMD_EPC_BUSY_) {
225 smsc_dbg(DRV, "smsc9420_eeprom_reload: Eeprom busy");
226 return -EIO;
227 }
228
229 smsc9420_reg_write(pd, E2P_CMD,
230 (E2P_CMD_EPC_BUSY_ | E2P_CMD_EPC_CMD_RELOAD_));
231
232 do {
233 udelay(10);
234 if (!(smsc9420_reg_read(pd, E2P_CMD) & E2P_CMD_EPC_BUSY_))
235 return 0;
236 } while (timeout--);
237
238 smsc_warn(DRV, "smsc9420_eeprom_reload: Eeprom timed out");
239 return -EIO;
240 }
241
242 /* Standard ioctls for mii-tool */
243 static int smsc9420_do_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
244 {
245 struct smsc9420_pdata *pd = netdev_priv(dev);
246
247 if (!netif_running(dev) || !pd->phy_dev)
248 return -EINVAL;
249
250 return phy_mii_ioctl(pd->phy_dev, ifr, cmd);
251 }
252
253 static int smsc9420_ethtool_get_settings(struct net_device *dev,
254 struct ethtool_cmd *cmd)
255 {
256 struct smsc9420_pdata *pd = netdev_priv(dev);
257
258 if (!pd->phy_dev)
259 return -ENODEV;
260
261 cmd->maxtxpkt = 1;
262 cmd->maxrxpkt = 1;
263 return phy_ethtool_gset(pd->phy_dev, cmd);
264 }
265
266 static int smsc9420_ethtool_set_settings(struct net_device *dev,
267 struct ethtool_cmd *cmd)
268 {
269 struct smsc9420_pdata *pd = netdev_priv(dev);
270
271 if (!pd->phy_dev)
272 return -ENODEV;
273
274 return phy_ethtool_sset(pd->phy_dev, cmd);
275 }
276
277 static void smsc9420_ethtool_get_drvinfo(struct net_device *netdev,
278 struct ethtool_drvinfo *drvinfo)
279 {
280 struct smsc9420_pdata *pd = netdev_priv(netdev);
281
282 strlcpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
283 strlcpy(drvinfo->bus_info, pci_name(pd->pdev),
284 sizeof(drvinfo->bus_info));
285 strlcpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
286 }
287
288 static u32 smsc9420_ethtool_get_msglevel(struct net_device *netdev)
289 {
290 struct smsc9420_pdata *pd = netdev_priv(netdev);
291 return pd->msg_enable;
292 }
293
294 static void smsc9420_ethtool_set_msglevel(struct net_device *netdev, u32 data)
295 {
296 struct smsc9420_pdata *pd = netdev_priv(netdev);
297 pd->msg_enable = data;
298 }
299
300 static int smsc9420_ethtool_nway_reset(struct net_device *netdev)
301 {
302 struct smsc9420_pdata *pd = netdev_priv(netdev);
303
304 if (!pd->phy_dev)
305 return -ENODEV;
306
307 return phy_start_aneg(pd->phy_dev);
308 }
309
310 static int smsc9420_ethtool_getregslen(struct net_device *dev)
311 {
312 /* all smsc9420 registers plus all phy registers */
313 return 0x100 + (32 * sizeof(u32));
314 }
315
316 static void
317 smsc9420_ethtool_getregs(struct net_device *dev, struct ethtool_regs *regs,
318 void *buf)
319 {
320 struct smsc9420_pdata *pd = netdev_priv(dev);
321 struct phy_device *phy_dev = pd->phy_dev;
322 unsigned int i, j = 0;
323 u32 *data = buf;
324
325 regs->version = smsc9420_reg_read(pd, ID_REV);
326 for (i = 0; i < 0x100; i += (sizeof(u32)))
327 data[j++] = smsc9420_reg_read(pd, i);
328
329 // cannot read phy registers if the net device is down
330 if (!phy_dev)
331 return;
332
333 for (i = 0; i <= 31; i++)
334 data[j++] = smsc9420_mii_read(phy_dev->bus, phy_dev->addr, i);
335 }
336
337 static void smsc9420_eeprom_enable_access(struct smsc9420_pdata *pd)
338 {
339 unsigned int temp = smsc9420_reg_read(pd, GPIO_CFG);
340 temp &= ~GPIO_CFG_EEPR_EN_;
341 smsc9420_reg_write(pd, GPIO_CFG, temp);
342 msleep(1);
343 }
344
345 static int smsc9420_eeprom_send_cmd(struct smsc9420_pdata *pd, u32 op)
346 {
347 int timeout = 100;
348 u32 e2cmd;
349
350 smsc_dbg(HW, "op 0x%08x", op);
351 if (smsc9420_reg_read(pd, E2P_CMD) & E2P_CMD_EPC_BUSY_) {
352 smsc_warn(HW, "Busy at start");
353 return -EBUSY;
354 }
355
356 e2cmd = op | E2P_CMD_EPC_BUSY_;
357 smsc9420_reg_write(pd, E2P_CMD, e2cmd);
358
359 do {
360 msleep(1);
361 e2cmd = smsc9420_reg_read(pd, E2P_CMD);
362 } while ((e2cmd & E2P_CMD_EPC_BUSY_) && (--timeout));
363
364 if (!timeout) {
365 smsc_info(HW, "TIMED OUT");
366 return -EAGAIN;
367 }
368
369 if (e2cmd & E2P_CMD_EPC_TIMEOUT_) {
370 smsc_info(HW, "Error occurred during eeprom operation");
371 return -EINVAL;
372 }
373
374 return 0;
375 }
376
377 static int smsc9420_eeprom_read_location(struct smsc9420_pdata *pd,
378 u8 address, u8 *data)
379 {
380 u32 op = E2P_CMD_EPC_CMD_READ_ | address;
381 int ret;
382
383 smsc_dbg(HW, "address 0x%x", address);
384 ret = smsc9420_eeprom_send_cmd(pd, op);
385
386 if (!ret)
387 data[address] = smsc9420_reg_read(pd, E2P_DATA);
388
389 return ret;
390 }
391
392 static int smsc9420_eeprom_write_location(struct smsc9420_pdata *pd,
393 u8 address, u8 data)
394 {
395 u32 op = E2P_CMD_EPC_CMD_ERASE_ | address;
396 int ret;
397
398 smsc_dbg(HW, "address 0x%x, data 0x%x", address, data);
399 ret = smsc9420_eeprom_send_cmd(pd, op);
400
401 if (!ret) {
402 op = E2P_CMD_EPC_CMD_WRITE_ | address;
403 smsc9420_reg_write(pd, E2P_DATA, (u32)data);
404 ret = smsc9420_eeprom_send_cmd(pd, op);
405 }
406
407 return ret;
408 }
409
410 static int smsc9420_ethtool_get_eeprom_len(struct net_device *dev)
411 {
412 return SMSC9420_EEPROM_SIZE;
413 }
414
415 static int smsc9420_ethtool_get_eeprom(struct net_device *dev,
416 struct ethtool_eeprom *eeprom, u8 *data)
417 {
418 struct smsc9420_pdata *pd = netdev_priv(dev);
419 u8 eeprom_data[SMSC9420_EEPROM_SIZE];
420 int len, i;
421
422 smsc9420_eeprom_enable_access(pd);
423
424 len = min(eeprom->len, SMSC9420_EEPROM_SIZE);
425 for (i = 0; i < len; i++) {
426 int ret = smsc9420_eeprom_read_location(pd, i, eeprom_data);
427 if (ret < 0) {
428 eeprom->len = 0;
429 return ret;
430 }
431 }
432
433 memcpy(data, &eeprom_data[eeprom->offset], len);
434 eeprom->magic = SMSC9420_EEPROM_MAGIC;
435 eeprom->len = len;
436 return 0;
437 }
438
439 static int smsc9420_ethtool_set_eeprom(struct net_device *dev,
440 struct ethtool_eeprom *eeprom, u8 *data)
441 {
442 struct smsc9420_pdata *pd = netdev_priv(dev);
443 int ret;
444
445 if (eeprom->magic != SMSC9420_EEPROM_MAGIC)
446 return -EINVAL;
447
448 smsc9420_eeprom_enable_access(pd);
449 smsc9420_eeprom_send_cmd(pd, E2P_CMD_EPC_CMD_EWEN_);
450 ret = smsc9420_eeprom_write_location(pd, eeprom->offset, *data);
451 smsc9420_eeprom_send_cmd(pd, E2P_CMD_EPC_CMD_EWDS_);
452
453 /* Single byte write, according to man page */
454 eeprom->len = 1;
455
456 return ret;
457 }
458
459 static const struct ethtool_ops smsc9420_ethtool_ops = {
460 .get_settings = smsc9420_ethtool_get_settings,
461 .set_settings = smsc9420_ethtool_set_settings,
462 .get_drvinfo = smsc9420_ethtool_get_drvinfo,
463 .get_msglevel = smsc9420_ethtool_get_msglevel,
464 .set_msglevel = smsc9420_ethtool_set_msglevel,
465 .nway_reset = smsc9420_ethtool_nway_reset,
466 .get_link = ethtool_op_get_link,
467 .get_eeprom_len = smsc9420_ethtool_get_eeprom_len,
468 .get_eeprom = smsc9420_ethtool_get_eeprom,
469 .set_eeprom = smsc9420_ethtool_set_eeprom,
470 .get_regs_len = smsc9420_ethtool_getregslen,
471 .get_regs = smsc9420_ethtool_getregs,
472 .get_ts_info = ethtool_op_get_ts_info,
473 };
474
475 /* Sets the device MAC address to dev_addr */
476 static void smsc9420_set_mac_address(struct net_device *dev)
477 {
478 struct smsc9420_pdata *pd = netdev_priv(dev);
479 u8 *dev_addr = dev->dev_addr;
480 u32 mac_high16 = (dev_addr[5] << 8) | dev_addr[4];
481 u32 mac_low32 = (dev_addr[3] << 24) | (dev_addr[2] << 16) |
482 (dev_addr[1] << 8) | dev_addr[0];
483
484 smsc9420_reg_write(pd, ADDRH, mac_high16);
485 smsc9420_reg_write(pd, ADDRL, mac_low32);
486 }
487
488 static void smsc9420_check_mac_address(struct net_device *dev)
489 {
490 struct smsc9420_pdata *pd = netdev_priv(dev);
491
492 /* Check if mac address has been specified when bringing interface up */
493 if (is_valid_ether_addr(dev->dev_addr)) {
494 smsc9420_set_mac_address(dev);
495 smsc_dbg(PROBE, "MAC Address is specified by configuration");
496 } else {
497 /* Try reading mac address from device. if EEPROM is present
498 * it will already have been set */
499 u32 mac_high16 = smsc9420_reg_read(pd, ADDRH);
500 u32 mac_low32 = smsc9420_reg_read(pd, ADDRL);
501 dev->dev_addr[0] = (u8)(mac_low32);
502 dev->dev_addr[1] = (u8)(mac_low32 >> 8);
503 dev->dev_addr[2] = (u8)(mac_low32 >> 16);
504 dev->dev_addr[3] = (u8)(mac_low32 >> 24);
505 dev->dev_addr[4] = (u8)(mac_high16);
506 dev->dev_addr[5] = (u8)(mac_high16 >> 8);
507
508 if (is_valid_ether_addr(dev->dev_addr)) {
509 /* eeprom values are valid so use them */
510 smsc_dbg(PROBE, "Mac Address is read from EEPROM");
511 } else {
512 /* eeprom values are invalid, generate random MAC */
513 eth_hw_addr_random(dev);
514 smsc9420_set_mac_address(dev);
515 smsc_dbg(PROBE, "MAC Address is set to random");
516 }
517 }
518 }
519
520 static void smsc9420_stop_tx(struct smsc9420_pdata *pd)
521 {
522 u32 dmac_control, mac_cr, dma_intr_ena;
523 int timeout = 1000;
524
525 /* disable TX DMAC */
526 dmac_control = smsc9420_reg_read(pd, DMAC_CONTROL);
527 dmac_control &= (~DMAC_CONTROL_ST_);
528 smsc9420_reg_write(pd, DMAC_CONTROL, dmac_control);
529
530 /* Wait max 10ms for transmit process to stop */
531 while (--timeout) {
532 if (smsc9420_reg_read(pd, DMAC_STATUS) & DMAC_STS_TS_)
533 break;
534 udelay(10);
535 }
536
537 if (!timeout)
538 smsc_warn(IFDOWN, "TX DMAC failed to stop");
539
540 /* ACK Tx DMAC stop bit */
541 smsc9420_reg_write(pd, DMAC_STATUS, DMAC_STS_TXPS_);
542
543 /* mask TX DMAC interrupts */
544 dma_intr_ena = smsc9420_reg_read(pd, DMAC_INTR_ENA);
545 dma_intr_ena &= ~(DMAC_INTR_ENA_TX_);
546 smsc9420_reg_write(pd, DMAC_INTR_ENA, dma_intr_ena);
547 smsc9420_pci_flush_write(pd);
548
549 /* stop MAC TX */
550 mac_cr = smsc9420_reg_read(pd, MAC_CR) & (~MAC_CR_TXEN_);
551 smsc9420_reg_write(pd, MAC_CR, mac_cr);
552 smsc9420_pci_flush_write(pd);
553 }
554
555 static void smsc9420_free_tx_ring(struct smsc9420_pdata *pd)
556 {
557 int i;
558
559 BUG_ON(!pd->tx_ring);
560
561 if (!pd->tx_buffers)
562 return;
563
564 for (i = 0; i < TX_RING_SIZE; i++) {
565 struct sk_buff *skb = pd->tx_buffers[i].skb;
566
567 if (skb) {
568 BUG_ON(!pd->tx_buffers[i].mapping);
569 pci_unmap_single(pd->pdev, pd->tx_buffers[i].mapping,
570 skb->len, PCI_DMA_TODEVICE);
571 dev_kfree_skb_any(skb);
572 }
573
574 pd->tx_ring[i].status = 0;
575 pd->tx_ring[i].length = 0;
576 pd->tx_ring[i].buffer1 = 0;
577 pd->tx_ring[i].buffer2 = 0;
578 }
579 wmb();
580
581 kfree(pd->tx_buffers);
582 pd->tx_buffers = NULL;
583
584 pd->tx_ring_head = 0;
585 pd->tx_ring_tail = 0;
586 }
587
588 static void smsc9420_free_rx_ring(struct smsc9420_pdata *pd)
589 {
590 int i;
591
592 BUG_ON(!pd->rx_ring);
593
594 if (!pd->rx_buffers)
595 return;
596
597 for (i = 0; i < RX_RING_SIZE; i++) {
598 if (pd->rx_buffers[i].skb)
599 dev_kfree_skb_any(pd->rx_buffers[i].skb);
600
601 if (pd->rx_buffers[i].mapping)
602 pci_unmap_single(pd->pdev, pd->rx_buffers[i].mapping,
603 PKT_BUF_SZ, PCI_DMA_FROMDEVICE);
604
605 pd->rx_ring[i].status = 0;
606 pd->rx_ring[i].length = 0;
607 pd->rx_ring[i].buffer1 = 0;
608 pd->rx_ring[i].buffer2 = 0;
609 }
610 wmb();
611
612 kfree(pd->rx_buffers);
613 pd->rx_buffers = NULL;
614
615 pd->rx_ring_head = 0;
616 pd->rx_ring_tail = 0;
617 }
618
619 static void smsc9420_stop_rx(struct smsc9420_pdata *pd)
620 {
621 int timeout = 1000;
622 u32 mac_cr, dmac_control, dma_intr_ena;
623
624 /* mask RX DMAC interrupts */
625 dma_intr_ena = smsc9420_reg_read(pd, DMAC_INTR_ENA);
626 dma_intr_ena &= (~DMAC_INTR_ENA_RX_);
627 smsc9420_reg_write(pd, DMAC_INTR_ENA, dma_intr_ena);
628 smsc9420_pci_flush_write(pd);
629
630 /* stop RX MAC prior to stoping DMA */
631 mac_cr = smsc9420_reg_read(pd, MAC_CR) & (~MAC_CR_RXEN_);
632 smsc9420_reg_write(pd, MAC_CR, mac_cr);
633 smsc9420_pci_flush_write(pd);
634
635 /* stop RX DMAC */
636 dmac_control = smsc9420_reg_read(pd, DMAC_CONTROL);
637 dmac_control &= (~DMAC_CONTROL_SR_);
638 smsc9420_reg_write(pd, DMAC_CONTROL, dmac_control);
639 smsc9420_pci_flush_write(pd);
640
641 /* wait up to 10ms for receive to stop */
642 while (--timeout) {
643 if (smsc9420_reg_read(pd, DMAC_STATUS) & DMAC_STS_RS_)
644 break;
645 udelay(10);
646 }
647
648 if (!timeout)
649 smsc_warn(IFDOWN, "RX DMAC did not stop! timeout.");
650
651 /* ACK the Rx DMAC stop bit */
652 smsc9420_reg_write(pd, DMAC_STATUS, DMAC_STS_RXPS_);
653 }
654
655 static irqreturn_t smsc9420_isr(int irq, void *dev_id)
656 {
657 struct smsc9420_pdata *pd = dev_id;
658 u32 int_cfg, int_sts, int_ctl;
659 irqreturn_t ret = IRQ_NONE;
660 ulong flags;
661
662 BUG_ON(!pd);
663 BUG_ON(!pd->ioaddr);
664
665 int_cfg = smsc9420_reg_read(pd, INT_CFG);
666
667 /* check if it's our interrupt */
668 if ((int_cfg & (INT_CFG_IRQ_EN_ | INT_CFG_IRQ_INT_)) !=
669 (INT_CFG_IRQ_EN_ | INT_CFG_IRQ_INT_))
670 return IRQ_NONE;
671
672 int_sts = smsc9420_reg_read(pd, INT_STAT);
673
674 if (likely(INT_STAT_DMAC_INT_ & int_sts)) {
675 u32 status = smsc9420_reg_read(pd, DMAC_STATUS);
676 u32 ints_to_clear = 0;
677
678 if (status & DMAC_STS_TX_) {
679 ints_to_clear |= (DMAC_STS_TX_ | DMAC_STS_NIS_);
680 netif_wake_queue(pd->dev);
681 }
682
683 if (status & DMAC_STS_RX_) {
684 /* mask RX DMAC interrupts */
685 u32 dma_intr_ena = smsc9420_reg_read(pd, DMAC_INTR_ENA);
686 dma_intr_ena &= (~DMAC_INTR_ENA_RX_);
687 smsc9420_reg_write(pd, DMAC_INTR_ENA, dma_intr_ena);
688 smsc9420_pci_flush_write(pd);
689
690 ints_to_clear |= (DMAC_STS_RX_ | DMAC_STS_NIS_);
691 napi_schedule(&pd->napi);
692 }
693
694 if (ints_to_clear)
695 smsc9420_reg_write(pd, DMAC_STATUS, ints_to_clear);
696
697 ret = IRQ_HANDLED;
698 }
699
700 if (unlikely(INT_STAT_SW_INT_ & int_sts)) {
701 /* mask software interrupt */
702 spin_lock_irqsave(&pd->int_lock, flags);
703 int_ctl = smsc9420_reg_read(pd, INT_CTL);
704 int_ctl &= (~INT_CTL_SW_INT_EN_);
705 smsc9420_reg_write(pd, INT_CTL, int_ctl);
706 spin_unlock_irqrestore(&pd->int_lock, flags);
707
708 smsc9420_reg_write(pd, INT_STAT, INT_STAT_SW_INT_);
709 pd->software_irq_signal = true;
710 smp_wmb();
711
712 ret = IRQ_HANDLED;
713 }
714
715 /* to ensure PCI write completion, we must perform a PCI read */
716 smsc9420_pci_flush_write(pd);
717
718 return ret;
719 }
720
721 #ifdef CONFIG_NET_POLL_CONTROLLER
722 static void smsc9420_poll_controller(struct net_device *dev)
723 {
724 struct smsc9420_pdata *pd = netdev_priv(dev);
725 const int irq = pd->pdev->irq;
726
727 disable_irq(irq);
728 smsc9420_isr(0, dev);
729 enable_irq(irq);
730 }
731 #endif /* CONFIG_NET_POLL_CONTROLLER */
732
733 static void smsc9420_dmac_soft_reset(struct smsc9420_pdata *pd)
734 {
735 smsc9420_reg_write(pd, BUS_MODE, BUS_MODE_SWR_);
736 smsc9420_reg_read(pd, BUS_MODE);
737 udelay(2);
738 if (smsc9420_reg_read(pd, BUS_MODE) & BUS_MODE_SWR_)
739 smsc_warn(DRV, "Software reset not cleared");
740 }
741
742 static int smsc9420_stop(struct net_device *dev)
743 {
744 struct smsc9420_pdata *pd = netdev_priv(dev);
745 u32 int_cfg;
746 ulong flags;
747
748 BUG_ON(!pd);
749 BUG_ON(!pd->phy_dev);
750
751 /* disable master interrupt */
752 spin_lock_irqsave(&pd->int_lock, flags);
753 int_cfg = smsc9420_reg_read(pd, INT_CFG) & (~INT_CFG_IRQ_EN_);
754 smsc9420_reg_write(pd, INT_CFG, int_cfg);
755 spin_unlock_irqrestore(&pd->int_lock, flags);
756
757 netif_tx_disable(dev);
758 napi_disable(&pd->napi);
759
760 smsc9420_stop_tx(pd);
761 smsc9420_free_tx_ring(pd);
762
763 smsc9420_stop_rx(pd);
764 smsc9420_free_rx_ring(pd);
765
766 free_irq(pd->pdev->irq, pd);
767
768 smsc9420_dmac_soft_reset(pd);
769
770 phy_stop(pd->phy_dev);
771
772 phy_disconnect(pd->phy_dev);
773 pd->phy_dev = NULL;
774 mdiobus_unregister(pd->mii_bus);
775 mdiobus_free(pd->mii_bus);
776
777 return 0;
778 }
779
780 static void smsc9420_rx_count_stats(struct net_device *dev, u32 desc_status)
781 {
782 if (unlikely(desc_status & RDES0_ERROR_SUMMARY_)) {
783 dev->stats.rx_errors++;
784 if (desc_status & RDES0_DESCRIPTOR_ERROR_)
785 dev->stats.rx_over_errors++;
786 else if (desc_status & (RDES0_FRAME_TOO_LONG_ |
787 RDES0_RUNT_FRAME_ | RDES0_COLLISION_SEEN_))
788 dev->stats.rx_frame_errors++;
789 else if (desc_status & RDES0_CRC_ERROR_)
790 dev->stats.rx_crc_errors++;
791 }
792
793 if (unlikely(desc_status & RDES0_LENGTH_ERROR_))
794 dev->stats.rx_length_errors++;
795
796 if (unlikely(!((desc_status & RDES0_LAST_DESCRIPTOR_) &&
797 (desc_status & RDES0_FIRST_DESCRIPTOR_))))
798 dev->stats.rx_length_errors++;
799
800 if (desc_status & RDES0_MULTICAST_FRAME_)
801 dev->stats.multicast++;
802 }
803
804 static void smsc9420_rx_handoff(struct smsc9420_pdata *pd, const int index,
805 const u32 status)
806 {
807 struct net_device *dev = pd->dev;
808 struct sk_buff *skb;
809 u16 packet_length = (status & RDES0_FRAME_LENGTH_MASK_)
810 >> RDES0_FRAME_LENGTH_SHFT_;
811
812 /* remove crc from packet lendth */
813 packet_length -= 4;
814
815 if (pd->rx_csum)
816 packet_length -= 2;
817
818 dev->stats.rx_packets++;
819 dev->stats.rx_bytes += packet_length;
820
821 pci_unmap_single(pd->pdev, pd->rx_buffers[index].mapping,
822 PKT_BUF_SZ, PCI_DMA_FROMDEVICE);
823 pd->rx_buffers[index].mapping = 0;
824
825 skb = pd->rx_buffers[index].skb;
826 pd->rx_buffers[index].skb = NULL;
827
828 if (pd->rx_csum) {
829 u16 hw_csum = get_unaligned_le16(skb_tail_pointer(skb) +
830 NET_IP_ALIGN + packet_length + 4);
831 put_unaligned_le16(hw_csum, &skb->csum);
832 skb->ip_summed = CHECKSUM_COMPLETE;
833 }
834
835 skb_reserve(skb, NET_IP_ALIGN);
836 skb_put(skb, packet_length);
837
838 skb->protocol = eth_type_trans(skb, dev);
839
840 netif_receive_skb(skb);
841 }
842
843 static int smsc9420_alloc_rx_buffer(struct smsc9420_pdata *pd, int index)
844 {
845 struct sk_buff *skb = netdev_alloc_skb(pd->dev, PKT_BUF_SZ);
846 dma_addr_t mapping;
847
848 BUG_ON(pd->rx_buffers[index].skb);
849 BUG_ON(pd->rx_buffers[index].mapping);
850
851 if (unlikely(!skb)) {
852 smsc_warn(RX_ERR, "Failed to allocate new skb!");
853 return -ENOMEM;
854 }
855
856 mapping = pci_map_single(pd->pdev, skb_tail_pointer(skb),
857 PKT_BUF_SZ, PCI_DMA_FROMDEVICE);
858 if (pci_dma_mapping_error(pd->pdev, mapping)) {
859 dev_kfree_skb_any(skb);
860 smsc_warn(RX_ERR, "pci_map_single failed!");
861 return -ENOMEM;
862 }
863
864 pd->rx_buffers[index].skb = skb;
865 pd->rx_buffers[index].mapping = mapping;
866 pd->rx_ring[index].buffer1 = mapping + NET_IP_ALIGN;
867 pd->rx_ring[index].status = RDES0_OWN_;
868 wmb();
869
870 return 0;
871 }
872
873 static void smsc9420_alloc_new_rx_buffers(struct smsc9420_pdata *pd)
874 {
875 while (pd->rx_ring_tail != pd->rx_ring_head) {
876 if (smsc9420_alloc_rx_buffer(pd, pd->rx_ring_tail))
877 break;
878
879 pd->rx_ring_tail = (pd->rx_ring_tail + 1) % RX_RING_SIZE;
880 }
881 }
882
883 static int smsc9420_rx_poll(struct napi_struct *napi, int budget)
884 {
885 struct smsc9420_pdata *pd =
886 container_of(napi, struct smsc9420_pdata, napi);
887 struct net_device *dev = pd->dev;
888 u32 drop_frame_cnt, dma_intr_ena, status;
889 int work_done;
890
891 for (work_done = 0; work_done < budget; work_done++) {
892 rmb();
893 status = pd->rx_ring[pd->rx_ring_head].status;
894
895 /* stop if DMAC owns this dma descriptor */
896 if (status & RDES0_OWN_)
897 break;
898
899 smsc9420_rx_count_stats(dev, status);
900 smsc9420_rx_handoff(pd, pd->rx_ring_head, status);
901 pd->rx_ring_head = (pd->rx_ring_head + 1) % RX_RING_SIZE;
902 smsc9420_alloc_new_rx_buffers(pd);
903 }
904
905 drop_frame_cnt = smsc9420_reg_read(pd, MISS_FRAME_CNTR);
906 dev->stats.rx_dropped +=
907 (drop_frame_cnt & 0xFFFF) + ((drop_frame_cnt >> 17) & 0x3FF);
908
909 /* Kick RXDMA */
910 smsc9420_reg_write(pd, RX_POLL_DEMAND, 1);
911 smsc9420_pci_flush_write(pd);
912
913 if (work_done < budget) {
914 napi_complete(&pd->napi);
915
916 /* re-enable RX DMA interrupts */
917 dma_intr_ena = smsc9420_reg_read(pd, DMAC_INTR_ENA);
918 dma_intr_ena |= (DMAC_INTR_ENA_RX_ | DMAC_INTR_ENA_NIS_);
919 smsc9420_reg_write(pd, DMAC_INTR_ENA, dma_intr_ena);
920 smsc9420_pci_flush_write(pd);
921 }
922 return work_done;
923 }
924
925 static void
926 smsc9420_tx_update_stats(struct net_device *dev, u32 status, u32 length)
927 {
928 if (unlikely(status & TDES0_ERROR_SUMMARY_)) {
929 dev->stats.tx_errors++;
930 if (status & (TDES0_EXCESSIVE_DEFERRAL_ |
931 TDES0_EXCESSIVE_COLLISIONS_))
932 dev->stats.tx_aborted_errors++;
933
934 if (status & (TDES0_LOSS_OF_CARRIER_ | TDES0_NO_CARRIER_))
935 dev->stats.tx_carrier_errors++;
936 } else {
937 dev->stats.tx_packets++;
938 dev->stats.tx_bytes += (length & 0x7FF);
939 }
940
941 if (unlikely(status & TDES0_EXCESSIVE_COLLISIONS_)) {
942 dev->stats.collisions += 16;
943 } else {
944 dev->stats.collisions +=
945 (status & TDES0_COLLISION_COUNT_MASK_) >>
946 TDES0_COLLISION_COUNT_SHFT_;
947 }
948
949 if (unlikely(status & TDES0_HEARTBEAT_FAIL_))
950 dev->stats.tx_heartbeat_errors++;
951 }
952
953 /* Check for completed dma transfers, update stats and free skbs */
954 static void smsc9420_complete_tx(struct net_device *dev)
955 {
956 struct smsc9420_pdata *pd = netdev_priv(dev);
957
958 while (pd->tx_ring_tail != pd->tx_ring_head) {
959 int index = pd->tx_ring_tail;
960 u32 status, length;
961
962 rmb();
963 status = pd->tx_ring[index].status;
964 length = pd->tx_ring[index].length;
965
966 /* Check if DMA still owns this descriptor */
967 if (unlikely(TDES0_OWN_ & status))
968 break;
969
970 smsc9420_tx_update_stats(dev, status, length);
971
972 BUG_ON(!pd->tx_buffers[index].skb);
973 BUG_ON(!pd->tx_buffers[index].mapping);
974
975 pci_unmap_single(pd->pdev, pd->tx_buffers[index].mapping,
976 pd->tx_buffers[index].skb->len, PCI_DMA_TODEVICE);
977 pd->tx_buffers[index].mapping = 0;
978
979 dev_kfree_skb_any(pd->tx_buffers[index].skb);
980 pd->tx_buffers[index].skb = NULL;
981
982 pd->tx_ring[index].buffer1 = 0;
983 wmb();
984
985 pd->tx_ring_tail = (pd->tx_ring_tail + 1) % TX_RING_SIZE;
986 }
987 }
988
989 static netdev_tx_t smsc9420_hard_start_xmit(struct sk_buff *skb,
990 struct net_device *dev)
991 {
992 struct smsc9420_pdata *pd = netdev_priv(dev);
993 dma_addr_t mapping;
994 int index = pd->tx_ring_head;
995 u32 tmp_desc1;
996 bool about_to_take_last_desc =
997 (((pd->tx_ring_head + 2) % TX_RING_SIZE) == pd->tx_ring_tail);
998
999 smsc9420_complete_tx(dev);
1000
1001 rmb();
1002 BUG_ON(pd->tx_ring[index].status & TDES0_OWN_);
1003 BUG_ON(pd->tx_buffers[index].skb);
1004 BUG_ON(pd->tx_buffers[index].mapping);
1005
1006 mapping = pci_map_single(pd->pdev, skb->data,
1007 skb->len, PCI_DMA_TODEVICE);
1008 if (pci_dma_mapping_error(pd->pdev, mapping)) {
1009 smsc_warn(TX_ERR, "pci_map_single failed, dropping packet");
1010 return NETDEV_TX_BUSY;
1011 }
1012
1013 pd->tx_buffers[index].skb = skb;
1014 pd->tx_buffers[index].mapping = mapping;
1015
1016 tmp_desc1 = (TDES1_LS_ | ((u32)skb->len & 0x7FF));
1017 if (unlikely(about_to_take_last_desc)) {
1018 tmp_desc1 |= TDES1_IC_;
1019 netif_stop_queue(pd->dev);
1020 }
1021
1022 /* check if we are at the last descriptor and need to set EOR */
1023 if (unlikely(index == (TX_RING_SIZE - 1)))
1024 tmp_desc1 |= TDES1_TER_;
1025
1026 pd->tx_ring[index].buffer1 = mapping;
1027 pd->tx_ring[index].length = tmp_desc1;
1028 wmb();
1029
1030 /* increment head */
1031 pd->tx_ring_head = (pd->tx_ring_head + 1) % TX_RING_SIZE;
1032
1033 /* assign ownership to DMAC */
1034 pd->tx_ring[index].status = TDES0_OWN_;
1035 wmb();
1036
1037 skb_tx_timestamp(skb);
1038
1039 /* kick the DMA */
1040 smsc9420_reg_write(pd, TX_POLL_DEMAND, 1);
1041 smsc9420_pci_flush_write(pd);
1042
1043 return NETDEV_TX_OK;
1044 }
1045
1046 static struct net_device_stats *smsc9420_get_stats(struct net_device *dev)
1047 {
1048 struct smsc9420_pdata *pd = netdev_priv(dev);
1049 u32 counter = smsc9420_reg_read(pd, MISS_FRAME_CNTR);
1050 dev->stats.rx_dropped +=
1051 (counter & 0x0000FFFF) + ((counter >> 17) & 0x000003FF);
1052 return &dev->stats;
1053 }
1054
1055 static void smsc9420_set_multicast_list(struct net_device *dev)
1056 {
1057 struct smsc9420_pdata *pd = netdev_priv(dev);
1058 u32 mac_cr = smsc9420_reg_read(pd, MAC_CR);
1059
1060 if (dev->flags & IFF_PROMISC) {
1061 smsc_dbg(HW, "Promiscuous Mode Enabled");
1062 mac_cr |= MAC_CR_PRMS_;
1063 mac_cr &= (~MAC_CR_MCPAS_);
1064 mac_cr &= (~MAC_CR_HPFILT_);
1065 } else if (dev->flags & IFF_ALLMULTI) {
1066 smsc_dbg(HW, "Receive all Multicast Enabled");
1067 mac_cr &= (~MAC_CR_PRMS_);
1068 mac_cr |= MAC_CR_MCPAS_;
1069 mac_cr &= (~MAC_CR_HPFILT_);
1070 } else if (!netdev_mc_empty(dev)) {
1071 struct netdev_hw_addr *ha;
1072 u32 hash_lo = 0, hash_hi = 0;
1073
1074 smsc_dbg(HW, "Multicast filter enabled");
1075 netdev_for_each_mc_addr(ha, dev) {
1076 u32 bit_num = smsc9420_hash(ha->addr);
1077 u32 mask = 1 << (bit_num & 0x1F);
1078
1079 if (bit_num & 0x20)
1080 hash_hi |= mask;
1081 else
1082 hash_lo |= mask;
1083
1084 }
1085 smsc9420_reg_write(pd, HASHH, hash_hi);
1086 smsc9420_reg_write(pd, HASHL, hash_lo);
1087
1088 mac_cr &= (~MAC_CR_PRMS_);
1089 mac_cr &= (~MAC_CR_MCPAS_);
1090 mac_cr |= MAC_CR_HPFILT_;
1091 } else {
1092 smsc_dbg(HW, "Receive own packets only.");
1093 smsc9420_reg_write(pd, HASHH, 0);
1094 smsc9420_reg_write(pd, HASHL, 0);
1095
1096 mac_cr &= (~MAC_CR_PRMS_);
1097 mac_cr &= (~MAC_CR_MCPAS_);
1098 mac_cr &= (~MAC_CR_HPFILT_);
1099 }
1100
1101 smsc9420_reg_write(pd, MAC_CR, mac_cr);
1102 smsc9420_pci_flush_write(pd);
1103 }
1104
1105 static void smsc9420_phy_update_flowcontrol(struct smsc9420_pdata *pd)
1106 {
1107 struct phy_device *phy_dev = pd->phy_dev;
1108 u32 flow;
1109
1110 if (phy_dev->duplex == DUPLEX_FULL) {
1111 u16 lcladv = phy_read(phy_dev, MII_ADVERTISE);
1112 u16 rmtadv = phy_read(phy_dev, MII_LPA);
1113 u8 cap = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
1114
1115 if (cap & FLOW_CTRL_RX)
1116 flow = 0xFFFF0002;
1117 else
1118 flow = 0;
1119
1120 smsc_info(LINK, "rx pause %s, tx pause %s",
1121 (cap & FLOW_CTRL_RX ? "enabled" : "disabled"),
1122 (cap & FLOW_CTRL_TX ? "enabled" : "disabled"));
1123 } else {
1124 smsc_info(LINK, "half duplex");
1125 flow = 0;
1126 }
1127
1128 smsc9420_reg_write(pd, FLOW, flow);
1129 }
1130
1131 /* Update link mode if anything has changed. Called periodically when the
1132 * PHY is in polling mode, even if nothing has changed. */
1133 static void smsc9420_phy_adjust_link(struct net_device *dev)
1134 {
1135 struct smsc9420_pdata *pd = netdev_priv(dev);
1136 struct phy_device *phy_dev = pd->phy_dev;
1137 int carrier;
1138
1139 if (phy_dev->duplex != pd->last_duplex) {
1140 u32 mac_cr = smsc9420_reg_read(pd, MAC_CR);
1141 if (phy_dev->duplex) {
1142 smsc_dbg(LINK, "full duplex mode");
1143 mac_cr |= MAC_CR_FDPX_;
1144 } else {
1145 smsc_dbg(LINK, "half duplex mode");
1146 mac_cr &= ~MAC_CR_FDPX_;
1147 }
1148 smsc9420_reg_write(pd, MAC_CR, mac_cr);
1149
1150 smsc9420_phy_update_flowcontrol(pd);
1151 pd->last_duplex = phy_dev->duplex;
1152 }
1153
1154 carrier = netif_carrier_ok(dev);
1155 if (carrier != pd->last_carrier) {
1156 if (carrier)
1157 smsc_dbg(LINK, "carrier OK");
1158 else
1159 smsc_dbg(LINK, "no carrier");
1160 pd->last_carrier = carrier;
1161 }
1162 }
1163
1164 static int smsc9420_mii_probe(struct net_device *dev)
1165 {
1166 struct smsc9420_pdata *pd = netdev_priv(dev);
1167 struct phy_device *phydev = NULL;
1168
1169 BUG_ON(pd->phy_dev);
1170
1171 /* Device only supports internal PHY at address 1 */
1172 if (!pd->mii_bus->phy_map[1]) {
1173 pr_err("%s: no PHY found at address 1\n", dev->name);
1174 return -ENODEV;
1175 }
1176
1177 phydev = pd->mii_bus->phy_map[1];
1178 smsc_info(PROBE, "PHY addr %d, phy_id 0x%08X", phydev->addr,
1179 phydev->phy_id);
1180
1181 phydev = phy_connect(dev, dev_name(&phydev->dev),
1182 smsc9420_phy_adjust_link, PHY_INTERFACE_MODE_MII);
1183
1184 if (IS_ERR(phydev)) {
1185 pr_err("%s: Could not attach to PHY\n", dev->name);
1186 return PTR_ERR(phydev);
1187 }
1188
1189 pr_info("%s: attached PHY driver [%s] (mii_bus:phy_addr=%s, irq=%d)\n",
1190 dev->name, phydev->drv->name, dev_name(&phydev->dev), phydev->irq);
1191
1192 /* mask with MAC supported features */
1193 phydev->supported &= (PHY_BASIC_FEATURES | SUPPORTED_Pause |
1194 SUPPORTED_Asym_Pause);
1195 phydev->advertising = phydev->supported;
1196
1197 pd->phy_dev = phydev;
1198 pd->last_duplex = -1;
1199 pd->last_carrier = -1;
1200
1201 return 0;
1202 }
1203
1204 static int smsc9420_mii_init(struct net_device *dev)
1205 {
1206 struct smsc9420_pdata *pd = netdev_priv(dev);
1207 int err = -ENXIO, i;
1208
1209 pd->mii_bus = mdiobus_alloc();
1210 if (!pd->mii_bus) {
1211 err = -ENOMEM;
1212 goto err_out_1;
1213 }
1214 pd->mii_bus->name = DRV_MDIONAME;
1215 snprintf(pd->mii_bus->id, MII_BUS_ID_SIZE, "%x",
1216 (pd->pdev->bus->number << 8) | pd->pdev->devfn);
1217 pd->mii_bus->priv = pd;
1218 pd->mii_bus->read = smsc9420_mii_read;
1219 pd->mii_bus->write = smsc9420_mii_write;
1220 pd->mii_bus->irq = pd->phy_irq;
1221 for (i = 0; i < PHY_MAX_ADDR; ++i)
1222 pd->mii_bus->irq[i] = PHY_POLL;
1223
1224 /* Mask all PHYs except ID 1 (internal) */
1225 pd->mii_bus->phy_mask = ~(1 << 1);
1226
1227 if (mdiobus_register(pd->mii_bus)) {
1228 smsc_warn(PROBE, "Error registering mii bus");
1229 goto err_out_free_bus_2;
1230 }
1231
1232 if (smsc9420_mii_probe(dev) < 0) {
1233 smsc_warn(PROBE, "Error probing mii bus");
1234 goto err_out_unregister_bus_3;
1235 }
1236
1237 return 0;
1238
1239 err_out_unregister_bus_3:
1240 mdiobus_unregister(pd->mii_bus);
1241 err_out_free_bus_2:
1242 mdiobus_free(pd->mii_bus);
1243 err_out_1:
1244 return err;
1245 }
1246
1247 static int smsc9420_alloc_tx_ring(struct smsc9420_pdata *pd)
1248 {
1249 int i;
1250
1251 BUG_ON(!pd->tx_ring);
1252
1253 pd->tx_buffers = kmalloc_array(TX_RING_SIZE,
1254 sizeof(struct smsc9420_ring_info),
1255 GFP_KERNEL);
1256 if (!pd->tx_buffers)
1257 return -ENOMEM;
1258
1259 /* Initialize the TX Ring */
1260 for (i = 0; i < TX_RING_SIZE; i++) {
1261 pd->tx_buffers[i].skb = NULL;
1262 pd->tx_buffers[i].mapping = 0;
1263 pd->tx_ring[i].status = 0;
1264 pd->tx_ring[i].length = 0;
1265 pd->tx_ring[i].buffer1 = 0;
1266 pd->tx_ring[i].buffer2 = 0;
1267 }
1268 pd->tx_ring[TX_RING_SIZE - 1].length = TDES1_TER_;
1269 wmb();
1270
1271 pd->tx_ring_head = 0;
1272 pd->tx_ring_tail = 0;
1273
1274 smsc9420_reg_write(pd, TX_BASE_ADDR, pd->tx_dma_addr);
1275 smsc9420_pci_flush_write(pd);
1276
1277 return 0;
1278 }
1279
1280 static int smsc9420_alloc_rx_ring(struct smsc9420_pdata *pd)
1281 {
1282 int i;
1283
1284 BUG_ON(!pd->rx_ring);
1285
1286 pd->rx_buffers = kmalloc((sizeof(struct smsc9420_ring_info) *
1287 RX_RING_SIZE), GFP_KERNEL);
1288 if (pd->rx_buffers == NULL) {
1289 smsc_warn(IFUP, "Failed to allocated rx_buffers");
1290 goto out;
1291 }
1292
1293 /* initialize the rx ring */
1294 for (i = 0; i < RX_RING_SIZE; i++) {
1295 pd->rx_ring[i].status = 0;
1296 pd->rx_ring[i].length = PKT_BUF_SZ;
1297 pd->rx_ring[i].buffer2 = 0;
1298 pd->rx_buffers[i].skb = NULL;
1299 pd->rx_buffers[i].mapping = 0;
1300 }
1301 pd->rx_ring[RX_RING_SIZE - 1].length = (PKT_BUF_SZ | RDES1_RER_);
1302
1303 /* now allocate the entire ring of skbs */
1304 for (i = 0; i < RX_RING_SIZE; i++) {
1305 if (smsc9420_alloc_rx_buffer(pd, i)) {
1306 smsc_warn(IFUP, "failed to allocate rx skb %d", i);
1307 goto out_free_rx_skbs;
1308 }
1309 }
1310
1311 pd->rx_ring_head = 0;
1312 pd->rx_ring_tail = 0;
1313
1314 smsc9420_reg_write(pd, VLAN1, ETH_P_8021Q);
1315 smsc_dbg(IFUP, "VLAN1 = 0x%08x", smsc9420_reg_read(pd, VLAN1));
1316
1317 if (pd->rx_csum) {
1318 /* Enable RX COE */
1319 u32 coe = smsc9420_reg_read(pd, COE_CR) | RX_COE_EN;
1320 smsc9420_reg_write(pd, COE_CR, coe);
1321 smsc_dbg(IFUP, "COE_CR = 0x%08x", coe);
1322 }
1323
1324 smsc9420_reg_write(pd, RX_BASE_ADDR, pd->rx_dma_addr);
1325 smsc9420_pci_flush_write(pd);
1326
1327 return 0;
1328
1329 out_free_rx_skbs:
1330 smsc9420_free_rx_ring(pd);
1331 out:
1332 return -ENOMEM;
1333 }
1334
1335 static int smsc9420_open(struct net_device *dev)
1336 {
1337 struct smsc9420_pdata *pd = netdev_priv(dev);
1338 u32 bus_mode, mac_cr, dmac_control, int_cfg, dma_intr_ena, int_ctl;
1339 const int irq = pd->pdev->irq;
1340 unsigned long flags;
1341 int result = 0, timeout;
1342
1343 if (!is_valid_ether_addr(dev->dev_addr)) {
1344 smsc_warn(IFUP, "dev_addr is not a valid MAC address");
1345 result = -EADDRNOTAVAIL;
1346 goto out_0;
1347 }
1348
1349 netif_carrier_off(dev);
1350
1351 /* disable, mask and acknowledge all interrupts */
1352 spin_lock_irqsave(&pd->int_lock, flags);
1353 int_cfg = smsc9420_reg_read(pd, INT_CFG) & (~INT_CFG_IRQ_EN_);
1354 smsc9420_reg_write(pd, INT_CFG, int_cfg);
1355 smsc9420_reg_write(pd, INT_CTL, 0);
1356 spin_unlock_irqrestore(&pd->int_lock, flags);
1357 smsc9420_reg_write(pd, DMAC_INTR_ENA, 0);
1358 smsc9420_reg_write(pd, INT_STAT, 0xFFFFFFFF);
1359 smsc9420_pci_flush_write(pd);
1360
1361 result = request_irq(irq, smsc9420_isr, IRQF_SHARED | IRQF_DISABLED,
1362 DRV_NAME, pd);
1363 if (result) {
1364 smsc_warn(IFUP, "Unable to use IRQ = %d", irq);
1365 result = -ENODEV;
1366 goto out_0;
1367 }
1368
1369 smsc9420_dmac_soft_reset(pd);
1370
1371 /* make sure MAC_CR is sane */
1372 smsc9420_reg_write(pd, MAC_CR, 0);
1373
1374 smsc9420_set_mac_address(dev);
1375
1376 /* Configure GPIO pins to drive LEDs */
1377 smsc9420_reg_write(pd, GPIO_CFG,
1378 (GPIO_CFG_LED_3_ | GPIO_CFG_LED_2_ | GPIO_CFG_LED_1_));
1379
1380 bus_mode = BUS_MODE_DMA_BURST_LENGTH_16;
1381
1382 #ifdef __BIG_ENDIAN
1383 bus_mode |= BUS_MODE_DBO_;
1384 #endif
1385
1386 smsc9420_reg_write(pd, BUS_MODE, bus_mode);
1387
1388 smsc9420_pci_flush_write(pd);
1389
1390 /* set bus master bridge arbitration priority for Rx and TX DMA */
1391 smsc9420_reg_write(pd, BUS_CFG, BUS_CFG_RXTXWEIGHT_4_1);
1392
1393 smsc9420_reg_write(pd, DMAC_CONTROL,
1394 (DMAC_CONTROL_SF_ | DMAC_CONTROL_OSF_));
1395
1396 smsc9420_pci_flush_write(pd);
1397
1398 /* test the IRQ connection to the ISR */
1399 smsc_dbg(IFUP, "Testing ISR using IRQ %d", irq);
1400 pd->software_irq_signal = false;
1401
1402 spin_lock_irqsave(&pd->int_lock, flags);
1403 /* configure interrupt deassertion timer and enable interrupts */
1404 int_cfg = smsc9420_reg_read(pd, INT_CFG) | INT_CFG_IRQ_EN_;
1405 int_cfg &= ~(INT_CFG_INT_DEAS_MASK);
1406 int_cfg |= (INT_DEAS_TIME & INT_CFG_INT_DEAS_MASK);
1407 smsc9420_reg_write(pd, INT_CFG, int_cfg);
1408
1409 /* unmask software interrupt */
1410 int_ctl = smsc9420_reg_read(pd, INT_CTL) | INT_CTL_SW_INT_EN_;
1411 smsc9420_reg_write(pd, INT_CTL, int_ctl);
1412 spin_unlock_irqrestore(&pd->int_lock, flags);
1413 smsc9420_pci_flush_write(pd);
1414
1415 timeout = 1000;
1416 while (timeout--) {
1417 if (pd->software_irq_signal)
1418 break;
1419 msleep(1);
1420 }
1421
1422 /* disable interrupts */
1423 spin_lock_irqsave(&pd->int_lock, flags);
1424 int_cfg = smsc9420_reg_read(pd, INT_CFG) & (~INT_CFG_IRQ_EN_);
1425 smsc9420_reg_write(pd, INT_CFG, int_cfg);
1426 spin_unlock_irqrestore(&pd->int_lock, flags);
1427
1428 if (!pd->software_irq_signal) {
1429 smsc_warn(IFUP, "ISR failed signaling test");
1430 result = -ENODEV;
1431 goto out_free_irq_1;
1432 }
1433
1434 smsc_dbg(IFUP, "ISR passed test using IRQ %d", irq);
1435
1436 result = smsc9420_alloc_tx_ring(pd);
1437 if (result) {
1438 smsc_warn(IFUP, "Failed to Initialize tx dma ring");
1439 result = -ENOMEM;
1440 goto out_free_irq_1;
1441 }
1442
1443 result = smsc9420_alloc_rx_ring(pd);
1444 if (result) {
1445 smsc_warn(IFUP, "Failed to Initialize rx dma ring");
1446 result = -ENOMEM;
1447 goto out_free_tx_ring_2;
1448 }
1449
1450 result = smsc9420_mii_init(dev);
1451 if (result) {
1452 smsc_warn(IFUP, "Failed to initialize Phy");
1453 result = -ENODEV;
1454 goto out_free_rx_ring_3;
1455 }
1456
1457 /* Bring the PHY up */
1458 phy_start(pd->phy_dev);
1459
1460 napi_enable(&pd->napi);
1461
1462 /* start tx and rx */
1463 mac_cr = smsc9420_reg_read(pd, MAC_CR) | MAC_CR_TXEN_ | MAC_CR_RXEN_;
1464 smsc9420_reg_write(pd, MAC_CR, mac_cr);
1465
1466 dmac_control = smsc9420_reg_read(pd, DMAC_CONTROL);
1467 dmac_control |= DMAC_CONTROL_ST_ | DMAC_CONTROL_SR_;
1468 smsc9420_reg_write(pd, DMAC_CONTROL, dmac_control);
1469 smsc9420_pci_flush_write(pd);
1470
1471 dma_intr_ena = smsc9420_reg_read(pd, DMAC_INTR_ENA);
1472 dma_intr_ena |=
1473 (DMAC_INTR_ENA_TX_ | DMAC_INTR_ENA_RX_ | DMAC_INTR_ENA_NIS_);
1474 smsc9420_reg_write(pd, DMAC_INTR_ENA, dma_intr_ena);
1475 smsc9420_pci_flush_write(pd);
1476
1477 netif_wake_queue(dev);
1478
1479 smsc9420_reg_write(pd, RX_POLL_DEMAND, 1);
1480
1481 /* enable interrupts */
1482 spin_lock_irqsave(&pd->int_lock, flags);
1483 int_cfg = smsc9420_reg_read(pd, INT_CFG) | INT_CFG_IRQ_EN_;
1484 smsc9420_reg_write(pd, INT_CFG, int_cfg);
1485 spin_unlock_irqrestore(&pd->int_lock, flags);
1486
1487 return 0;
1488
1489 out_free_rx_ring_3:
1490 smsc9420_free_rx_ring(pd);
1491 out_free_tx_ring_2:
1492 smsc9420_free_tx_ring(pd);
1493 out_free_irq_1:
1494 free_irq(irq, pd);
1495 out_0:
1496 return result;
1497 }
1498
1499 #ifdef CONFIG_PM
1500
1501 static int smsc9420_suspend(struct pci_dev *pdev, pm_message_t state)
1502 {
1503 struct net_device *dev = pci_get_drvdata(pdev);
1504 struct smsc9420_pdata *pd = netdev_priv(dev);
1505 u32 int_cfg;
1506 ulong flags;
1507
1508 /* disable interrupts */
1509 spin_lock_irqsave(&pd->int_lock, flags);
1510 int_cfg = smsc9420_reg_read(pd, INT_CFG) & (~INT_CFG_IRQ_EN_);
1511 smsc9420_reg_write(pd, INT_CFG, int_cfg);
1512 spin_unlock_irqrestore(&pd->int_lock, flags);
1513
1514 if (netif_running(dev)) {
1515 netif_tx_disable(dev);
1516 smsc9420_stop_tx(pd);
1517 smsc9420_free_tx_ring(pd);
1518
1519 napi_disable(&pd->napi);
1520 smsc9420_stop_rx(pd);
1521 smsc9420_free_rx_ring(pd);
1522
1523 free_irq(pd->pdev->irq, pd);
1524
1525 netif_device_detach(dev);
1526 }
1527
1528 pci_save_state(pdev);
1529 pci_enable_wake(pdev, pci_choose_state(pdev, state), 0);
1530 pci_disable_device(pdev);
1531 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1532
1533 return 0;
1534 }
1535
1536 static int smsc9420_resume(struct pci_dev *pdev)
1537 {
1538 struct net_device *dev = pci_get_drvdata(pdev);
1539 struct smsc9420_pdata *pd = netdev_priv(dev);
1540 int err;
1541
1542 pci_set_power_state(pdev, PCI_D0);
1543 pci_restore_state(pdev);
1544
1545 err = pci_enable_device(pdev);
1546 if (err)
1547 return err;
1548
1549 pci_set_master(pdev);
1550
1551 err = pci_enable_wake(pdev, 0, 0);
1552 if (err)
1553 smsc_warn(IFUP, "pci_enable_wake failed: %d", err);
1554
1555 if (netif_running(dev)) {
1556 /* FIXME: gross. It looks like ancient PM relic.*/
1557 err = smsc9420_open(dev);
1558 netif_device_attach(dev);
1559 }
1560 return err;
1561 }
1562
1563 #endif /* CONFIG_PM */
1564
1565 static const struct net_device_ops smsc9420_netdev_ops = {
1566 .ndo_open = smsc9420_open,
1567 .ndo_stop = smsc9420_stop,
1568 .ndo_start_xmit = smsc9420_hard_start_xmit,
1569 .ndo_get_stats = smsc9420_get_stats,
1570 .ndo_set_rx_mode = smsc9420_set_multicast_list,
1571 .ndo_do_ioctl = smsc9420_do_ioctl,
1572 .ndo_validate_addr = eth_validate_addr,
1573 .ndo_set_mac_address = eth_mac_addr,
1574 #ifdef CONFIG_NET_POLL_CONTROLLER
1575 .ndo_poll_controller = smsc9420_poll_controller,
1576 #endif /* CONFIG_NET_POLL_CONTROLLER */
1577 };
1578
1579 static int
1580 smsc9420_probe(struct pci_dev *pdev, const struct pci_device_id *id)
1581 {
1582 struct net_device *dev;
1583 struct smsc9420_pdata *pd;
1584 void __iomem *virt_addr;
1585 int result = 0;
1586 u32 id_rev;
1587
1588 printk(KERN_INFO DRV_DESCRIPTION " version " DRV_VERSION "\n");
1589
1590 /* First do the PCI initialisation */
1591 result = pci_enable_device(pdev);
1592 if (unlikely(result)) {
1593 printk(KERN_ERR "Cannot enable smsc9420\n");
1594 goto out_0;
1595 }
1596
1597 pci_set_master(pdev);
1598
1599 dev = alloc_etherdev(sizeof(*pd));
1600 if (!dev)
1601 goto out_disable_pci_device_1;
1602
1603 SET_NETDEV_DEV(dev, &pdev->dev);
1604
1605 if (!(pci_resource_flags(pdev, SMSC_BAR) & IORESOURCE_MEM)) {
1606 printk(KERN_ERR "Cannot find PCI device base address\n");
1607 goto out_free_netdev_2;
1608 }
1609
1610 if ((pci_request_regions(pdev, DRV_NAME))) {
1611 printk(KERN_ERR "Cannot obtain PCI resources, aborting.\n");
1612 goto out_free_netdev_2;
1613 }
1614
1615 if (pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
1616 printk(KERN_ERR "No usable DMA configuration, aborting.\n");
1617 goto out_free_regions_3;
1618 }
1619
1620 virt_addr = ioremap(pci_resource_start(pdev, SMSC_BAR),
1621 pci_resource_len(pdev, SMSC_BAR));
1622 if (!virt_addr) {
1623 printk(KERN_ERR "Cannot map device registers, aborting.\n");
1624 goto out_free_regions_3;
1625 }
1626
1627 /* registers are double mapped with 0 offset for LE and 0x200 for BE */
1628 virt_addr += LAN9420_CPSR_ENDIAN_OFFSET;
1629
1630 pd = netdev_priv(dev);
1631
1632 /* pci descriptors are created in the PCI consistent area */
1633 pd->rx_ring = pci_alloc_consistent(pdev,
1634 sizeof(struct smsc9420_dma_desc) * RX_RING_SIZE +
1635 sizeof(struct smsc9420_dma_desc) * TX_RING_SIZE,
1636 &pd->rx_dma_addr);
1637
1638 if (!pd->rx_ring)
1639 goto out_free_io_4;
1640
1641 /* descriptors are aligned due to the nature of pci_alloc_consistent */
1642 pd->tx_ring = (pd->rx_ring + RX_RING_SIZE);
1643 pd->tx_dma_addr = pd->rx_dma_addr +
1644 sizeof(struct smsc9420_dma_desc) * RX_RING_SIZE;
1645
1646 pd->pdev = pdev;
1647 pd->dev = dev;
1648 pd->ioaddr = virt_addr;
1649 pd->msg_enable = smsc_debug;
1650 pd->rx_csum = true;
1651
1652 smsc_dbg(PROBE, "lan_base=0x%08lx", (ulong)virt_addr);
1653
1654 id_rev = smsc9420_reg_read(pd, ID_REV);
1655 switch (id_rev & 0xFFFF0000) {
1656 case 0x94200000:
1657 smsc_info(PROBE, "LAN9420 identified, ID_REV=0x%08X", id_rev);
1658 break;
1659 default:
1660 smsc_warn(PROBE, "LAN9420 NOT identified");
1661 smsc_warn(PROBE, "ID_REV=0x%08X", id_rev);
1662 goto out_free_dmadesc_5;
1663 }
1664
1665 smsc9420_dmac_soft_reset(pd);
1666 smsc9420_eeprom_reload(pd);
1667 smsc9420_check_mac_address(dev);
1668
1669 dev->netdev_ops = &smsc9420_netdev_ops;
1670 dev->ethtool_ops = &smsc9420_ethtool_ops;
1671
1672 netif_napi_add(dev, &pd->napi, smsc9420_rx_poll, NAPI_WEIGHT);
1673
1674 result = register_netdev(dev);
1675 if (result) {
1676 smsc_warn(PROBE, "error %i registering device", result);
1677 goto out_free_dmadesc_5;
1678 }
1679
1680 pci_set_drvdata(pdev, dev);
1681
1682 spin_lock_init(&pd->int_lock);
1683 spin_lock_init(&pd->phy_lock);
1684
1685 dev_info(&dev->dev, "MAC Address: %pM\n", dev->dev_addr);
1686
1687 return 0;
1688
1689 out_free_dmadesc_5:
1690 pci_free_consistent(pdev, sizeof(struct smsc9420_dma_desc) *
1691 (RX_RING_SIZE + TX_RING_SIZE), pd->rx_ring, pd->rx_dma_addr);
1692 out_free_io_4:
1693 iounmap(virt_addr - LAN9420_CPSR_ENDIAN_OFFSET);
1694 out_free_regions_3:
1695 pci_release_regions(pdev);
1696 out_free_netdev_2:
1697 free_netdev(dev);
1698 out_disable_pci_device_1:
1699 pci_disable_device(pdev);
1700 out_0:
1701 return -ENODEV;
1702 }
1703
1704 static void smsc9420_remove(struct pci_dev *pdev)
1705 {
1706 struct net_device *dev;
1707 struct smsc9420_pdata *pd;
1708
1709 dev = pci_get_drvdata(pdev);
1710 if (!dev)
1711 return;
1712
1713 pci_set_drvdata(pdev, NULL);
1714
1715 pd = netdev_priv(dev);
1716 unregister_netdev(dev);
1717
1718 /* tx_buffers and rx_buffers are freed in stop */
1719 BUG_ON(pd->tx_buffers);
1720 BUG_ON(pd->rx_buffers);
1721
1722 BUG_ON(!pd->tx_ring);
1723 BUG_ON(!pd->rx_ring);
1724
1725 pci_free_consistent(pdev, sizeof(struct smsc9420_dma_desc) *
1726 (RX_RING_SIZE + TX_RING_SIZE), pd->rx_ring, pd->rx_dma_addr);
1727
1728 iounmap(pd->ioaddr - LAN9420_CPSR_ENDIAN_OFFSET);
1729 pci_release_regions(pdev);
1730 free_netdev(dev);
1731 pci_disable_device(pdev);
1732 }
1733
1734 static struct pci_driver smsc9420_driver = {
1735 .name = DRV_NAME,
1736 .id_table = smsc9420_id_table,
1737 .probe = smsc9420_probe,
1738 .remove = smsc9420_remove,
1739 #ifdef CONFIG_PM
1740 .suspend = smsc9420_suspend,
1741 .resume = smsc9420_resume,
1742 #endif /* CONFIG_PM */
1743 };
1744
1745 static int __init smsc9420_init_module(void)
1746 {
1747 smsc_debug = netif_msg_init(debug, SMSC_MSG_DEFAULT);
1748
1749 return pci_register_driver(&smsc9420_driver);
1750 }
1751
1752 static void __exit smsc9420_exit_module(void)
1753 {
1754 pci_unregister_driver(&smsc9420_driver);
1755 }
1756
1757 module_init(smsc9420_init_module);
1758 module_exit(smsc9420_exit_module);
ubuntu-zesty-kernel mirror