]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/net/wireless/ath/ath10k/pci.c
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ath10k: add and fix some PCI prints
[mirror_ubuntu-artful-kernel.git] / drivers / net / wireless / ath / ath10k / pci.c
1 /*
2 * Copyright (c) 2005-2011 Atheros Communications Inc.
3 * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
4 *
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
16 */
17
18 #include <linux/pci.h>
19 #include <linux/module.h>
20 #include <linux/interrupt.h>
21 #include <linux/spinlock.h>
22
23 #include "core.h"
24 #include "debug.h"
25
26 #include "targaddrs.h"
27 #include "bmi.h"
28
29 #include "hif.h"
30 #include "htc.h"
31
32 #include "ce.h"
33 #include "pci.h"
34
35 static unsigned int ath10k_target_ps;
36 module_param(ath10k_target_ps, uint, 0644);
37 MODULE_PARM_DESC(ath10k_target_ps, "Enable ath10k Target (SoC) PS option");
38
39 #define QCA988X_2_0_DEVICE_ID (0x003c)
40
41 static DEFINE_PCI_DEVICE_TABLE(ath10k_pci_id_table) = {
42 { PCI_VDEVICE(ATHEROS, QCA988X_2_0_DEVICE_ID) }, /* PCI-E QCA988X V2 */
43 {0}
44 };
45
46 static int ath10k_pci_diag_read_access(struct ath10k *ar, u32 address,
47 u32 *data);
48
49 static void ath10k_pci_process_ce(struct ath10k *ar);
50 static int ath10k_pci_post_rx(struct ath10k *ar);
51 static int ath10k_pci_post_rx_pipe(struct ath10k_pci_pipe *pipe_info,
52 int num);
53 static void ath10k_pci_rx_pipe_cleanup(struct ath10k_pci_pipe *pipe_info);
54 static void ath10k_pci_stop_ce(struct ath10k *ar);
55 static int ath10k_pci_device_reset(struct ath10k *ar);
56 static int ath10k_pci_wait_for_target_init(struct ath10k *ar);
57 static int ath10k_pci_start_intr(struct ath10k *ar);
58 static void ath10k_pci_stop_intr(struct ath10k *ar);
59
60 static const struct ce_attr host_ce_config_wlan[] = {
61 /* CE0: host->target HTC control and raw streams */
62 {
63 .flags = CE_ATTR_FLAGS,
64 .src_nentries = 16,
65 .src_sz_max = 256,
66 .dest_nentries = 0,
67 },
68
69 /* CE1: target->host HTT + HTC control */
70 {
71 .flags = CE_ATTR_FLAGS,
72 .src_nentries = 0,
73 .src_sz_max = 512,
74 .dest_nentries = 512,
75 },
76
77 /* CE2: target->host WMI */
78 {
79 .flags = CE_ATTR_FLAGS,
80 .src_nentries = 0,
81 .src_sz_max = 2048,
82 .dest_nentries = 32,
83 },
84
85 /* CE3: host->target WMI */
86 {
87 .flags = CE_ATTR_FLAGS,
88 .src_nentries = 32,
89 .src_sz_max = 2048,
90 .dest_nentries = 0,
91 },
92
93 /* CE4: host->target HTT */
94 {
95 .flags = CE_ATTR_FLAGS | CE_ATTR_DIS_INTR,
96 .src_nentries = CE_HTT_H2T_MSG_SRC_NENTRIES,
97 .src_sz_max = 256,
98 .dest_nentries = 0,
99 },
100
101 /* CE5: unused */
102 {
103 .flags = CE_ATTR_FLAGS,
104 .src_nentries = 0,
105 .src_sz_max = 0,
106 .dest_nentries = 0,
107 },
108
109 /* CE6: target autonomous hif_memcpy */
110 {
111 .flags = CE_ATTR_FLAGS,
112 .src_nentries = 0,
113 .src_sz_max = 0,
114 .dest_nentries = 0,
115 },
116
117 /* CE7: ce_diag, the Diagnostic Window */
118 {
119 .flags = CE_ATTR_FLAGS,
120 .src_nentries = 2,
121 .src_sz_max = DIAG_TRANSFER_LIMIT,
122 .dest_nentries = 2,
123 },
124 };
125
126 /* Target firmware's Copy Engine configuration. */
127 static const struct ce_pipe_config target_ce_config_wlan[] = {
128 /* CE0: host->target HTC control and raw streams */
129 {
130 .pipenum = 0,
131 .pipedir = PIPEDIR_OUT,
132 .nentries = 32,
133 .nbytes_max = 256,
134 .flags = CE_ATTR_FLAGS,
135 .reserved = 0,
136 },
137
138 /* CE1: target->host HTT + HTC control */
139 {
140 .pipenum = 1,
141 .pipedir = PIPEDIR_IN,
142 .nentries = 32,
143 .nbytes_max = 512,
144 .flags = CE_ATTR_FLAGS,
145 .reserved = 0,
146 },
147
148 /* CE2: target->host WMI */
149 {
150 .pipenum = 2,
151 .pipedir = PIPEDIR_IN,
152 .nentries = 32,
153 .nbytes_max = 2048,
154 .flags = CE_ATTR_FLAGS,
155 .reserved = 0,
156 },
157
158 /* CE3: host->target WMI */
159 {
160 .pipenum = 3,
161 .pipedir = PIPEDIR_OUT,
162 .nentries = 32,
163 .nbytes_max = 2048,
164 .flags = CE_ATTR_FLAGS,
165 .reserved = 0,
166 },
167
168 /* CE4: host->target HTT */
169 {
170 .pipenum = 4,
171 .pipedir = PIPEDIR_OUT,
172 .nentries = 256,
173 .nbytes_max = 256,
174 .flags = CE_ATTR_FLAGS,
175 .reserved = 0,
176 },
177
178 /* NB: 50% of src nentries, since tx has 2 frags */
179
180 /* CE5: unused */
181 {
182 .pipenum = 5,
183 .pipedir = PIPEDIR_OUT,
184 .nentries = 32,
185 .nbytes_max = 2048,
186 .flags = CE_ATTR_FLAGS,
187 .reserved = 0,
188 },
189
190 /* CE6: Reserved for target autonomous hif_memcpy */
191 {
192 .pipenum = 6,
193 .pipedir = PIPEDIR_INOUT,
194 .nentries = 32,
195 .nbytes_max = 4096,
196 .flags = CE_ATTR_FLAGS,
197 .reserved = 0,
198 },
199
200 /* CE7 used only by Host */
201 };
202
203 /*
204 * Diagnostic read/write access is provided for startup/config/debug usage.
205 * Caller must guarantee proper alignment, when applicable, and single user
206 * at any moment.
207 */
208 static int ath10k_pci_diag_read_mem(struct ath10k *ar, u32 address, void *data,
209 int nbytes)
210 {
211 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
212 int ret = 0;
213 u32 buf;
214 unsigned int completed_nbytes, orig_nbytes, remaining_bytes;
215 unsigned int id;
216 unsigned int flags;
217 struct ath10k_ce_pipe *ce_diag;
218 /* Host buffer address in CE space */
219 u32 ce_data;
220 dma_addr_t ce_data_base = 0;
221 void *data_buf = NULL;
222 int i;
223
224 /*
225 * This code cannot handle reads to non-memory space. Redirect to the
226 * register read fn but preserve the multi word read capability of
227 * this fn
228 */
229 if (address < DRAM_BASE_ADDRESS) {
230 if (!IS_ALIGNED(address, 4) ||
231 !IS_ALIGNED((unsigned long)data, 4))
232 return -EIO;
233
234 while ((nbytes >= 4) && ((ret = ath10k_pci_diag_read_access(
235 ar, address, (u32 *)data)) == 0)) {
236 nbytes -= sizeof(u32);
237 address += sizeof(u32);
238 data += sizeof(u32);
239 }
240 return ret;
241 }
242
243 ce_diag = ar_pci->ce_diag;
244
245 /*
246 * Allocate a temporary bounce buffer to hold caller's data
247 * to be DMA'ed from Target. This guarantees
248 * 1) 4-byte alignment
249 * 2) Buffer in DMA-able space
250 */
251 orig_nbytes = nbytes;
252 data_buf = (unsigned char *)pci_alloc_consistent(ar_pci->pdev,
253 orig_nbytes,
254 &ce_data_base);
255
256 if (!data_buf) {
257 ret = -ENOMEM;
258 goto done;
259 }
260 memset(data_buf, 0, orig_nbytes);
261
262 remaining_bytes = orig_nbytes;
263 ce_data = ce_data_base;
264 while (remaining_bytes) {
265 nbytes = min_t(unsigned int, remaining_bytes,
266 DIAG_TRANSFER_LIMIT);
267
268 ret = ath10k_ce_recv_buf_enqueue(ce_diag, NULL, ce_data);
269 if (ret != 0)
270 goto done;
271
272 /* Request CE to send from Target(!) address to Host buffer */
273 /*
274 * The address supplied by the caller is in the
275 * Target CPU virtual address space.
276 *
277 * In order to use this address with the diagnostic CE,
278 * convert it from Target CPU virtual address space
279 * to CE address space
280 */
281 ath10k_pci_wake(ar);
282 address = TARG_CPU_SPACE_TO_CE_SPACE(ar, ar_pci->mem,
283 address);
284 ath10k_pci_sleep(ar);
285
286 ret = ath10k_ce_send(ce_diag, NULL, (u32)address, nbytes, 0,
287 0);
288 if (ret)
289 goto done;
290
291 i = 0;
292 while (ath10k_ce_completed_send_next(ce_diag, NULL, &buf,
293 &completed_nbytes,
294 &id) != 0) {
295 mdelay(1);
296 if (i++ > DIAG_ACCESS_CE_TIMEOUT_MS) {
297 ret = -EBUSY;
298 goto done;
299 }
300 }
301
302 if (nbytes != completed_nbytes) {
303 ret = -EIO;
304 goto done;
305 }
306
307 if (buf != (u32) address) {
308 ret = -EIO;
309 goto done;
310 }
311
312 i = 0;
313 while (ath10k_ce_completed_recv_next(ce_diag, NULL, &buf,
314 &completed_nbytes,
315 &id, &flags) != 0) {
316 mdelay(1);
317
318 if (i++ > DIAG_ACCESS_CE_TIMEOUT_MS) {
319 ret = -EBUSY;
320 goto done;
321 }
322 }
323
324 if (nbytes != completed_nbytes) {
325 ret = -EIO;
326 goto done;
327 }
328
329 if (buf != ce_data) {
330 ret = -EIO;
331 goto done;
332 }
333
334 remaining_bytes -= nbytes;
335 address += nbytes;
336 ce_data += nbytes;
337 }
338
339 done:
340 if (ret == 0) {
341 /* Copy data from allocated DMA buf to caller's buf */
342 WARN_ON_ONCE(orig_nbytes & 3);
343 for (i = 0; i < orig_nbytes / sizeof(__le32); i++) {
344 ((u32 *)data)[i] =
345 __le32_to_cpu(((__le32 *)data_buf)[i]);
346 }
347 } else
348 ath10k_dbg(ATH10K_DBG_PCI, "%s failure (0x%x)\n",
349 __func__, address);
350
351 if (data_buf)
352 pci_free_consistent(ar_pci->pdev, orig_nbytes,
353 data_buf, ce_data_base);
354
355 return ret;
356 }
357
358 /* Read 4-byte aligned data from Target memory or register */
359 static int ath10k_pci_diag_read_access(struct ath10k *ar, u32 address,
360 u32 *data)
361 {
362 /* Assume range doesn't cross this boundary */
363 if (address >= DRAM_BASE_ADDRESS)
364 return ath10k_pci_diag_read_mem(ar, address, data, sizeof(u32));
365
366 ath10k_pci_wake(ar);
367 *data = ath10k_pci_read32(ar, address);
368 ath10k_pci_sleep(ar);
369 return 0;
370 }
371
372 static int ath10k_pci_diag_write_mem(struct ath10k *ar, u32 address,
373 const void *data, int nbytes)
374 {
375 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
376 int ret = 0;
377 u32 buf;
378 unsigned int completed_nbytes, orig_nbytes, remaining_bytes;
379 unsigned int id;
380 unsigned int flags;
381 struct ath10k_ce_pipe *ce_diag;
382 void *data_buf = NULL;
383 u32 ce_data; /* Host buffer address in CE space */
384 dma_addr_t ce_data_base = 0;
385 int i;
386
387 ce_diag = ar_pci->ce_diag;
388
389 /*
390 * Allocate a temporary bounce buffer to hold caller's data
391 * to be DMA'ed to Target. This guarantees
392 * 1) 4-byte alignment
393 * 2) Buffer in DMA-able space
394 */
395 orig_nbytes = nbytes;
396 data_buf = (unsigned char *)pci_alloc_consistent(ar_pci->pdev,
397 orig_nbytes,
398 &ce_data_base);
399 if (!data_buf) {
400 ret = -ENOMEM;
401 goto done;
402 }
403
404 /* Copy caller's data to allocated DMA buf */
405 WARN_ON_ONCE(orig_nbytes & 3);
406 for (i = 0; i < orig_nbytes / sizeof(__le32); i++)
407 ((__le32 *)data_buf)[i] = __cpu_to_le32(((u32 *)data)[i]);
408
409 /*
410 * The address supplied by the caller is in the
411 * Target CPU virtual address space.
412 *
413 * In order to use this address with the diagnostic CE,
414 * convert it from
415 * Target CPU virtual address space
416 * to
417 * CE address space
418 */
419 ath10k_pci_wake(ar);
420 address = TARG_CPU_SPACE_TO_CE_SPACE(ar, ar_pci->mem, address);
421 ath10k_pci_sleep(ar);
422
423 remaining_bytes = orig_nbytes;
424 ce_data = ce_data_base;
425 while (remaining_bytes) {
426 /* FIXME: check cast */
427 nbytes = min_t(int, remaining_bytes, DIAG_TRANSFER_LIMIT);
428
429 /* Set up to receive directly into Target(!) address */
430 ret = ath10k_ce_recv_buf_enqueue(ce_diag, NULL, address);
431 if (ret != 0)
432 goto done;
433
434 /*
435 * Request CE to send caller-supplied data that
436 * was copied to bounce buffer to Target(!) address.
437 */
438 ret = ath10k_ce_send(ce_diag, NULL, (u32) ce_data,
439 nbytes, 0, 0);
440 if (ret != 0)
441 goto done;
442
443 i = 0;
444 while (ath10k_ce_completed_send_next(ce_diag, NULL, &buf,
445 &completed_nbytes,
446 &id) != 0) {
447 mdelay(1);
448
449 if (i++ > DIAG_ACCESS_CE_TIMEOUT_MS) {
450 ret = -EBUSY;
451 goto done;
452 }
453 }
454
455 if (nbytes != completed_nbytes) {
456 ret = -EIO;
457 goto done;
458 }
459
460 if (buf != ce_data) {
461 ret = -EIO;
462 goto done;
463 }
464
465 i = 0;
466 while (ath10k_ce_completed_recv_next(ce_diag, NULL, &buf,
467 &completed_nbytes,
468 &id, &flags) != 0) {
469 mdelay(1);
470
471 if (i++ > DIAG_ACCESS_CE_TIMEOUT_MS) {
472 ret = -EBUSY;
473 goto done;
474 }
475 }
476
477 if (nbytes != completed_nbytes) {
478 ret = -EIO;
479 goto done;
480 }
481
482 if (buf != address) {
483 ret = -EIO;
484 goto done;
485 }
486
487 remaining_bytes -= nbytes;
488 address += nbytes;
489 ce_data += nbytes;
490 }
491
492 done:
493 if (data_buf) {
494 pci_free_consistent(ar_pci->pdev, orig_nbytes, data_buf,
495 ce_data_base);
496 }
497
498 if (ret != 0)
499 ath10k_dbg(ATH10K_DBG_PCI, "%s failure (0x%x)\n", __func__,
500 address);
501
502 return ret;
503 }
504
505 /* Write 4B data to Target memory or register */
506 static int ath10k_pci_diag_write_access(struct ath10k *ar, u32 address,
507 u32 data)
508 {
509 /* Assume range doesn't cross this boundary */
510 if (address >= DRAM_BASE_ADDRESS)
511 return ath10k_pci_diag_write_mem(ar, address, &data,
512 sizeof(u32));
513
514 ath10k_pci_wake(ar);
515 ath10k_pci_write32(ar, address, data);
516 ath10k_pci_sleep(ar);
517 return 0;
518 }
519
520 static bool ath10k_pci_target_is_awake(struct ath10k *ar)
521 {
522 void __iomem *mem = ath10k_pci_priv(ar)->mem;
523 u32 val;
524 val = ioread32(mem + PCIE_LOCAL_BASE_ADDRESS +
525 RTC_STATE_ADDRESS);
526 return (RTC_STATE_V_GET(val) == RTC_STATE_V_ON);
527 }
528
529 int ath10k_do_pci_wake(struct ath10k *ar)
530 {
531 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
532 void __iomem *pci_addr = ar_pci->mem;
533 int tot_delay = 0;
534 int curr_delay = 5;
535
536 if (atomic_read(&ar_pci->keep_awake_count) == 0) {
537 /* Force AWAKE */
538 iowrite32(PCIE_SOC_WAKE_V_MASK,
539 pci_addr + PCIE_LOCAL_BASE_ADDRESS +
540 PCIE_SOC_WAKE_ADDRESS);
541 }
542 atomic_inc(&ar_pci->keep_awake_count);
543
544 if (ar_pci->verified_awake)
545 return 0;
546
547 for (;;) {
548 if (ath10k_pci_target_is_awake(ar)) {
549 ar_pci->verified_awake = true;
550 return 0;
551 }
552
553 if (tot_delay > PCIE_WAKE_TIMEOUT) {
554 ath10k_warn("target took longer %d us to wake up (awake count %d)\n",
555 PCIE_WAKE_TIMEOUT,
556 atomic_read(&ar_pci->keep_awake_count));
557 return -ETIMEDOUT;
558 }
559
560 udelay(curr_delay);
561 tot_delay += curr_delay;
562
563 if (curr_delay < 50)
564 curr_delay += 5;
565 }
566 }
567
568 void ath10k_do_pci_sleep(struct ath10k *ar)
569 {
570 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
571 void __iomem *pci_addr = ar_pci->mem;
572
573 if (atomic_dec_and_test(&ar_pci->keep_awake_count)) {
574 /* Allow sleep */
575 ar_pci->verified_awake = false;
576 iowrite32(PCIE_SOC_WAKE_RESET,
577 pci_addr + PCIE_LOCAL_BASE_ADDRESS +
578 PCIE_SOC_WAKE_ADDRESS);
579 }
580 }
581
582 /*
583 * FIXME: Handle OOM properly.
584 */
585 static inline
586 struct ath10k_pci_compl *get_free_compl(struct ath10k_pci_pipe *pipe_info)
587 {
588 struct ath10k_pci_compl *compl = NULL;
589
590 spin_lock_bh(&pipe_info->pipe_lock);
591 if (list_empty(&pipe_info->compl_free)) {
592 ath10k_warn("Completion buffers are full\n");
593 goto exit;
594 }
595 compl = list_first_entry(&pipe_info->compl_free,
596 struct ath10k_pci_compl, list);
597 list_del(&compl->list);
598 exit:
599 spin_unlock_bh(&pipe_info->pipe_lock);
600 return compl;
601 }
602
603 /* Called by lower (CE) layer when a send to Target completes. */
604 static void ath10k_pci_ce_send_done(struct ath10k_ce_pipe *ce_state)
605 {
606 struct ath10k *ar = ce_state->ar;
607 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
608 struct ath10k_pci_pipe *pipe_info = &ar_pci->pipe_info[ce_state->id];
609 struct ath10k_pci_compl *compl;
610 void *transfer_context;
611 u32 ce_data;
612 unsigned int nbytes;
613 unsigned int transfer_id;
614
615 while (ath10k_ce_completed_send_next(ce_state, &transfer_context,
616 &ce_data, &nbytes,
617 &transfer_id) == 0) {
618 compl = get_free_compl(pipe_info);
619 if (!compl)
620 break;
621
622 compl->state = ATH10K_PCI_COMPL_SEND;
623 compl->ce_state = ce_state;
624 compl->pipe_info = pipe_info;
625 compl->skb = transfer_context;
626 compl->nbytes = nbytes;
627 compl->transfer_id = transfer_id;
628 compl->flags = 0;
629
630 /*
631 * Add the completion to the processing queue.
632 */
633 spin_lock_bh(&ar_pci->compl_lock);
634 list_add_tail(&compl->list, &ar_pci->compl_process);
635 spin_unlock_bh(&ar_pci->compl_lock);
636 }
637
638 ath10k_pci_process_ce(ar);
639 }
640
641 /* Called by lower (CE) layer when data is received from the Target. */
642 static void ath10k_pci_ce_recv_data(struct ath10k_ce_pipe *ce_state)
643 {
644 struct ath10k *ar = ce_state->ar;
645 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
646 struct ath10k_pci_pipe *pipe_info = &ar_pci->pipe_info[ce_state->id];
647 struct ath10k_pci_compl *compl;
648 struct sk_buff *skb;
649 void *transfer_context;
650 u32 ce_data;
651 unsigned int nbytes;
652 unsigned int transfer_id;
653 unsigned int flags;
654
655 while (ath10k_ce_completed_recv_next(ce_state, &transfer_context,
656 &ce_data, &nbytes, &transfer_id,
657 &flags) == 0) {
658 compl = get_free_compl(pipe_info);
659 if (!compl)
660 break;
661
662 compl->state = ATH10K_PCI_COMPL_RECV;
663 compl->ce_state = ce_state;
664 compl->pipe_info = pipe_info;
665 compl->skb = transfer_context;
666 compl->nbytes = nbytes;
667 compl->transfer_id = transfer_id;
668 compl->flags = flags;
669
670 skb = transfer_context;
671 dma_unmap_single(ar->dev, ATH10K_SKB_CB(skb)->paddr,
672 skb->len + skb_tailroom(skb),
673 DMA_FROM_DEVICE);
674 /*
675 * Add the completion to the processing queue.
676 */
677 spin_lock_bh(&ar_pci->compl_lock);
678 list_add_tail(&compl->list, &ar_pci->compl_process);
679 spin_unlock_bh(&ar_pci->compl_lock);
680 }
681
682 ath10k_pci_process_ce(ar);
683 }
684
685 /* Send the first nbytes bytes of the buffer */
686 static int ath10k_pci_hif_send_head(struct ath10k *ar, u8 pipe_id,
687 unsigned int transfer_id,
688 unsigned int bytes, struct sk_buff *nbuf)
689 {
690 struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(nbuf);
691 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
692 struct ath10k_pci_pipe *pipe_info = &(ar_pci->pipe_info[pipe_id]);
693 struct ath10k_ce_pipe *ce_hdl = pipe_info->ce_hdl;
694 unsigned int len;
695 u32 flags = 0;
696 int ret;
697
698 len = min(bytes, nbuf->len);
699 bytes -= len;
700
701 if (len & 3)
702 ath10k_warn("skb not aligned to 4-byte boundary (%d)\n", len);
703
704 ath10k_dbg(ATH10K_DBG_PCI,
705 "pci send data vaddr %p paddr 0x%llx len %d as %d bytes\n",
706 nbuf->data, (unsigned long long) skb_cb->paddr,
707 nbuf->len, len);
708 ath10k_dbg_dump(ATH10K_DBG_PCI_DUMP, NULL,
709 "ath10k tx: data: ",
710 nbuf->data, nbuf->len);
711
712 ret = ath10k_ce_send(ce_hdl, nbuf, skb_cb->paddr, len, transfer_id,
713 flags);
714 if (ret)
715 ath10k_warn("failed to send sk_buff to CE: %p\n", nbuf);
716
717 return ret;
718 }
719
720 static u16 ath10k_pci_hif_get_free_queue_number(struct ath10k *ar, u8 pipe)
721 {
722 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
723 return ath10k_ce_num_free_src_entries(ar_pci->pipe_info[pipe].ce_hdl);
724 }
725
726 static void ath10k_pci_hif_dump_area(struct ath10k *ar)
727 {
728 u32 reg_dump_area = 0;
729 u32 reg_dump_values[REG_DUMP_COUNT_QCA988X] = {};
730 u32 host_addr;
731 int ret;
732 u32 i;
733
734 ath10k_err("firmware crashed!\n");
735 ath10k_err("hardware name %s version 0x%x\n",
736 ar->hw_params.name, ar->target_version);
737 ath10k_err("firmware version: %u.%u.%u.%u\n", ar->fw_version_major,
738 ar->fw_version_minor, ar->fw_version_release,
739 ar->fw_version_build);
740
741 host_addr = host_interest_item_address(HI_ITEM(hi_failure_state));
742 ret = ath10k_pci_diag_read_mem(ar, host_addr,
743 &reg_dump_area, sizeof(u32));
744 if (ret) {
745 ath10k_err("failed to read FW dump area address: %d\n", ret);
746 return;
747 }
748
749 ath10k_err("target register Dump Location: 0x%08X\n", reg_dump_area);
750
751 ret = ath10k_pci_diag_read_mem(ar, reg_dump_area,
752 &reg_dump_values[0],
753 REG_DUMP_COUNT_QCA988X * sizeof(u32));
754 if (ret != 0) {
755 ath10k_err("failed to read FW dump area: %d\n", ret);
756 return;
757 }
758
759 BUILD_BUG_ON(REG_DUMP_COUNT_QCA988X % 4);
760
761 ath10k_err("target Register Dump\n");
762 for (i = 0; i < REG_DUMP_COUNT_QCA988X; i += 4)
763 ath10k_err("[%02d]: 0x%08X 0x%08X 0x%08X 0x%08X\n",
764 i,
765 reg_dump_values[i],
766 reg_dump_values[i + 1],
767 reg_dump_values[i + 2],
768 reg_dump_values[i + 3]);
769
770 queue_work(ar->workqueue, &ar->restart_work);
771 }
772
773 static void ath10k_pci_hif_send_complete_check(struct ath10k *ar, u8 pipe,
774 int force)
775 {
776 if (!force) {
777 int resources;
778 /*
779 * Decide whether to actually poll for completions, or just
780 * wait for a later chance.
781 * If there seem to be plenty of resources left, then just wait
782 * since checking involves reading a CE register, which is a
783 * relatively expensive operation.
784 */
785 resources = ath10k_pci_hif_get_free_queue_number(ar, pipe);
786
787 /*
788 * If at least 50% of the total resources are still available,
789 * don't bother checking again yet.
790 */
791 if (resources > (host_ce_config_wlan[pipe].src_nentries >> 1))
792 return;
793 }
794 ath10k_ce_per_engine_service(ar, pipe);
795 }
796
797 static void ath10k_pci_hif_set_callbacks(struct ath10k *ar,
798 struct ath10k_hif_cb *callbacks)
799 {
800 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
801
802 ath10k_dbg(ATH10K_DBG_PCI, "%s\n", __func__);
803
804 memcpy(&ar_pci->msg_callbacks_current, callbacks,
805 sizeof(ar_pci->msg_callbacks_current));
806 }
807
808 static int ath10k_pci_start_ce(struct ath10k *ar)
809 {
810 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
811 struct ath10k_ce_pipe *ce_diag = ar_pci->ce_diag;
812 const struct ce_attr *attr;
813 struct ath10k_pci_pipe *pipe_info;
814 struct ath10k_pci_compl *compl;
815 int i, pipe_num, completions, disable_interrupts;
816
817 spin_lock_init(&ar_pci->compl_lock);
818 INIT_LIST_HEAD(&ar_pci->compl_process);
819
820 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
821 pipe_info = &ar_pci->pipe_info[pipe_num];
822
823 spin_lock_init(&pipe_info->pipe_lock);
824 INIT_LIST_HEAD(&pipe_info->compl_free);
825
826 /* Handle Diagnostic CE specially */
827 if (pipe_info->ce_hdl == ce_diag)
828 continue;
829
830 attr = &host_ce_config_wlan[pipe_num];
831 completions = 0;
832
833 if (attr->src_nentries) {
834 disable_interrupts = attr->flags & CE_ATTR_DIS_INTR;
835 ath10k_ce_send_cb_register(pipe_info->ce_hdl,
836 ath10k_pci_ce_send_done,
837 disable_interrupts);
838 completions += attr->src_nentries;
839 }
840
841 if (attr->dest_nentries) {
842 ath10k_ce_recv_cb_register(pipe_info->ce_hdl,
843 ath10k_pci_ce_recv_data);
844 completions += attr->dest_nentries;
845 }
846
847 if (completions == 0)
848 continue;
849
850 for (i = 0; i < completions; i++) {
851 compl = kmalloc(sizeof(*compl), GFP_KERNEL);
852 if (!compl) {
853 ath10k_warn("No memory for completion state\n");
854 ath10k_pci_stop_ce(ar);
855 return -ENOMEM;
856 }
857
858 compl->state = ATH10K_PCI_COMPL_FREE;
859 list_add_tail(&compl->list, &pipe_info->compl_free);
860 }
861 }
862
863 return 0;
864 }
865
866 static void ath10k_pci_kill_tasklet(struct ath10k *ar)
867 {
868 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
869 int i;
870
871 tasklet_kill(&ar_pci->intr_tq);
872 tasklet_kill(&ar_pci->msi_fw_err);
873
874 for (i = 0; i < CE_COUNT; i++)
875 tasklet_kill(&ar_pci->pipe_info[i].intr);
876 }
877
878 static void ath10k_pci_stop_ce(struct ath10k *ar)
879 {
880 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
881 struct ath10k_pci_compl *compl;
882 struct sk_buff *skb;
883 int ret;
884
885 ret = ath10k_ce_disable_interrupts(ar);
886 if (ret)
887 ath10k_warn("failed to disable CE interrupts: %d\n", ret);
888
889 ath10k_pci_kill_tasklet(ar);
890
891 /* Mark pending completions as aborted, so that upper layers free up
892 * their associated resources */
893 spin_lock_bh(&ar_pci->compl_lock);
894 list_for_each_entry(compl, &ar_pci->compl_process, list) {
895 skb = compl->skb;
896 ATH10K_SKB_CB(skb)->is_aborted = true;
897 }
898 spin_unlock_bh(&ar_pci->compl_lock);
899 }
900
901 static void ath10k_pci_cleanup_ce(struct ath10k *ar)
902 {
903 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
904 struct ath10k_pci_compl *compl, *tmp;
905 struct ath10k_pci_pipe *pipe_info;
906 struct sk_buff *netbuf;
907 int pipe_num;
908
909 /* Free pending completions. */
910 spin_lock_bh(&ar_pci->compl_lock);
911 if (!list_empty(&ar_pci->compl_process))
912 ath10k_warn("pending completions still present! possible memory leaks.\n");
913
914 list_for_each_entry_safe(compl, tmp, &ar_pci->compl_process, list) {
915 list_del(&compl->list);
916 netbuf = compl->skb;
917 dev_kfree_skb_any(netbuf);
918 kfree(compl);
919 }
920 spin_unlock_bh(&ar_pci->compl_lock);
921
922 /* Free unused completions for each pipe. */
923 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
924 pipe_info = &ar_pci->pipe_info[pipe_num];
925
926 spin_lock_bh(&pipe_info->pipe_lock);
927 list_for_each_entry_safe(compl, tmp,
928 &pipe_info->compl_free, list) {
929 list_del(&compl->list);
930 kfree(compl);
931 }
932 spin_unlock_bh(&pipe_info->pipe_lock);
933 }
934 }
935
936 static void ath10k_pci_process_ce(struct ath10k *ar)
937 {
938 struct ath10k_pci *ar_pci = ar->hif.priv;
939 struct ath10k_hif_cb *cb = &ar_pci->msg_callbacks_current;
940 struct ath10k_pci_compl *compl;
941 struct sk_buff *skb;
942 unsigned int nbytes;
943 int ret, send_done = 0;
944
945 /* Upper layers aren't ready to handle tx/rx completions in parallel so
946 * we must serialize all completion processing. */
947
948 spin_lock_bh(&ar_pci->compl_lock);
949 if (ar_pci->compl_processing) {
950 spin_unlock_bh(&ar_pci->compl_lock);
951 return;
952 }
953 ar_pci->compl_processing = true;
954 spin_unlock_bh(&ar_pci->compl_lock);
955
956 for (;;) {
957 spin_lock_bh(&ar_pci->compl_lock);
958 if (list_empty(&ar_pci->compl_process)) {
959 spin_unlock_bh(&ar_pci->compl_lock);
960 break;
961 }
962 compl = list_first_entry(&ar_pci->compl_process,
963 struct ath10k_pci_compl, list);
964 list_del(&compl->list);
965 spin_unlock_bh(&ar_pci->compl_lock);
966
967 switch (compl->state) {
968 case ATH10K_PCI_COMPL_SEND:
969 cb->tx_completion(ar,
970 compl->skb,
971 compl->transfer_id);
972 send_done = 1;
973 break;
974 case ATH10K_PCI_COMPL_RECV:
975 ret = ath10k_pci_post_rx_pipe(compl->pipe_info, 1);
976 if (ret) {
977 ath10k_warn("failed to post RX buffer for pipe %d: %d\n",
978 compl->pipe_info->pipe_num, ret);
979 break;
980 }
981
982 skb = compl->skb;
983 nbytes = compl->nbytes;
984
985 ath10k_dbg(ATH10K_DBG_PCI,
986 "ath10k_pci_ce_recv_data netbuf=%p nbytes=%d\n",
987 skb, nbytes);
988 ath10k_dbg_dump(ATH10K_DBG_PCI_DUMP, NULL,
989 "ath10k rx: ", skb->data, nbytes);
990
991 if (skb->len + skb_tailroom(skb) >= nbytes) {
992 skb_trim(skb, 0);
993 skb_put(skb, nbytes);
994 cb->rx_completion(ar, skb,
995 compl->pipe_info->pipe_num);
996 } else {
997 ath10k_warn("rxed more than expected (nbytes %d, max %d)",
998 nbytes,
999 skb->len + skb_tailroom(skb));
1000 }
1001 break;
1002 case ATH10K_PCI_COMPL_FREE:
1003 ath10k_warn("free completion cannot be processed\n");
1004 break;
1005 default:
1006 ath10k_warn("invalid completion state (%d)\n",
1007 compl->state);
1008 break;
1009 }
1010
1011 compl->state = ATH10K_PCI_COMPL_FREE;
1012
1013 /*
1014 * Add completion back to the pipe's free list.
1015 */
1016 spin_lock_bh(&compl->pipe_info->pipe_lock);
1017 list_add_tail(&compl->list, &compl->pipe_info->compl_free);
1018 spin_unlock_bh(&compl->pipe_info->pipe_lock);
1019 }
1020
1021 spin_lock_bh(&ar_pci->compl_lock);
1022 ar_pci->compl_processing = false;
1023 spin_unlock_bh(&ar_pci->compl_lock);
1024 }
1025
1026 /* TODO - temporary mapping while we have too few CE's */
1027 static int ath10k_pci_hif_map_service_to_pipe(struct ath10k *ar,
1028 u16 service_id, u8 *ul_pipe,
1029 u8 *dl_pipe, int *ul_is_polled,
1030 int *dl_is_polled)
1031 {
1032 int ret = 0;
1033
1034 /* polling for received messages not supported */
1035 *dl_is_polled = 0;
1036
1037 switch (service_id) {
1038 case ATH10K_HTC_SVC_ID_HTT_DATA_MSG:
1039 /*
1040 * Host->target HTT gets its own pipe, so it can be polled
1041 * while other pipes are interrupt driven.
1042 */
1043 *ul_pipe = 4;
1044 /*
1045 * Use the same target->host pipe for HTC ctrl, HTC raw
1046 * streams, and HTT.
1047 */
1048 *dl_pipe = 1;
1049 break;
1050
1051 case ATH10K_HTC_SVC_ID_RSVD_CTRL:
1052 case ATH10K_HTC_SVC_ID_TEST_RAW_STREAMS:
1053 /*
1054 * Note: HTC_RAW_STREAMS_SVC is currently unused, and
1055 * HTC_CTRL_RSVD_SVC could share the same pipe as the
1056 * WMI services. So, if another CE is needed, change
1057 * this to *ul_pipe = 3, which frees up CE 0.
1058 */
1059 /* *ul_pipe = 3; */
1060 *ul_pipe = 0;
1061 *dl_pipe = 1;
1062 break;
1063
1064 case ATH10K_HTC_SVC_ID_WMI_DATA_BK:
1065 case ATH10K_HTC_SVC_ID_WMI_DATA_BE:
1066 case ATH10K_HTC_SVC_ID_WMI_DATA_VI:
1067 case ATH10K_HTC_SVC_ID_WMI_DATA_VO:
1068
1069 case ATH10K_HTC_SVC_ID_WMI_CONTROL:
1070 *ul_pipe = 3;
1071 *dl_pipe = 2;
1072 break;
1073
1074 /* pipe 5 unused */
1075 /* pipe 6 reserved */
1076 /* pipe 7 reserved */
1077
1078 default:
1079 ret = -1;
1080 break;
1081 }
1082 *ul_is_polled =
1083 (host_ce_config_wlan[*ul_pipe].flags & CE_ATTR_DIS_INTR) != 0;
1084
1085 return ret;
1086 }
1087
1088 static void ath10k_pci_hif_get_default_pipe(struct ath10k *ar,
1089 u8 *ul_pipe, u8 *dl_pipe)
1090 {
1091 int ul_is_polled, dl_is_polled;
1092
1093 (void)ath10k_pci_hif_map_service_to_pipe(ar,
1094 ATH10K_HTC_SVC_ID_RSVD_CTRL,
1095 ul_pipe,
1096 dl_pipe,
1097 &ul_is_polled,
1098 &dl_is_polled);
1099 }
1100
1101 static int ath10k_pci_post_rx_pipe(struct ath10k_pci_pipe *pipe_info,
1102 int num)
1103 {
1104 struct ath10k *ar = pipe_info->hif_ce_state;
1105 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1106 struct ath10k_ce_pipe *ce_state = pipe_info->ce_hdl;
1107 struct sk_buff *skb;
1108 dma_addr_t ce_data;
1109 int i, ret = 0;
1110
1111 if (pipe_info->buf_sz == 0)
1112 return 0;
1113
1114 for (i = 0; i < num; i++) {
1115 skb = dev_alloc_skb(pipe_info->buf_sz);
1116 if (!skb) {
1117 ath10k_warn("failed to allocate skbuff for pipe %d\n",
1118 num);
1119 ret = -ENOMEM;
1120 goto err;
1121 }
1122
1123 WARN_ONCE((unsigned long)skb->data & 3, "unaligned skb");
1124
1125 ce_data = dma_map_single(ar->dev, skb->data,
1126 skb->len + skb_tailroom(skb),
1127 DMA_FROM_DEVICE);
1128
1129 if (unlikely(dma_mapping_error(ar->dev, ce_data))) {
1130 ath10k_warn("failed to DMA map sk_buff\n");
1131 dev_kfree_skb_any(skb);
1132 ret = -EIO;
1133 goto err;
1134 }
1135
1136 ATH10K_SKB_CB(skb)->paddr = ce_data;
1137
1138 pci_dma_sync_single_for_device(ar_pci->pdev, ce_data,
1139 pipe_info->buf_sz,
1140 PCI_DMA_FROMDEVICE);
1141
1142 ret = ath10k_ce_recv_buf_enqueue(ce_state, (void *)skb,
1143 ce_data);
1144 if (ret) {
1145 ath10k_warn("failed to enqueue to pipe %d: %d\n",
1146 num, ret);
1147 goto err;
1148 }
1149 }
1150
1151 return ret;
1152
1153 err:
1154 ath10k_pci_rx_pipe_cleanup(pipe_info);
1155 return ret;
1156 }
1157
1158 static int ath10k_pci_post_rx(struct ath10k *ar)
1159 {
1160 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1161 struct ath10k_pci_pipe *pipe_info;
1162 const struct ce_attr *attr;
1163 int pipe_num, ret = 0;
1164
1165 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
1166 pipe_info = &ar_pci->pipe_info[pipe_num];
1167 attr = &host_ce_config_wlan[pipe_num];
1168
1169 if (attr->dest_nentries == 0)
1170 continue;
1171
1172 ret = ath10k_pci_post_rx_pipe(pipe_info,
1173 attr->dest_nentries - 1);
1174 if (ret) {
1175 ath10k_warn("failed to post RX buffer for pipe %d: %d\n",
1176 pipe_num, ret);
1177
1178 for (; pipe_num >= 0; pipe_num--) {
1179 pipe_info = &ar_pci->pipe_info[pipe_num];
1180 ath10k_pci_rx_pipe_cleanup(pipe_info);
1181 }
1182 return ret;
1183 }
1184 }
1185
1186 return 0;
1187 }
1188
1189 static int ath10k_pci_hif_start(struct ath10k *ar)
1190 {
1191 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1192 int ret;
1193
1194 ret = ath10k_pci_start_ce(ar);
1195 if (ret) {
1196 ath10k_warn("failed to start CE: %d\n", ret);
1197 return ret;
1198 }
1199
1200 /* Post buffers once to start things off. */
1201 ret = ath10k_pci_post_rx(ar);
1202 if (ret) {
1203 ath10k_warn("failed to post RX buffers for all pipes: %d\n",
1204 ret);
1205 return ret;
1206 }
1207
1208 ar_pci->started = 1;
1209 return 0;
1210 }
1211
1212 static void ath10k_pci_rx_pipe_cleanup(struct ath10k_pci_pipe *pipe_info)
1213 {
1214 struct ath10k *ar;
1215 struct ath10k_pci *ar_pci;
1216 struct ath10k_ce_pipe *ce_hdl;
1217 u32 buf_sz;
1218 struct sk_buff *netbuf;
1219 u32 ce_data;
1220
1221 buf_sz = pipe_info->buf_sz;
1222
1223 /* Unused Copy Engine */
1224 if (buf_sz == 0)
1225 return;
1226
1227 ar = pipe_info->hif_ce_state;
1228 ar_pci = ath10k_pci_priv(ar);
1229
1230 if (!ar_pci->started)
1231 return;
1232
1233 ce_hdl = pipe_info->ce_hdl;
1234
1235 while (ath10k_ce_revoke_recv_next(ce_hdl, (void **)&netbuf,
1236 &ce_data) == 0) {
1237 dma_unmap_single(ar->dev, ATH10K_SKB_CB(netbuf)->paddr,
1238 netbuf->len + skb_tailroom(netbuf),
1239 DMA_FROM_DEVICE);
1240 dev_kfree_skb_any(netbuf);
1241 }
1242 }
1243
1244 static void ath10k_pci_tx_pipe_cleanup(struct ath10k_pci_pipe *pipe_info)
1245 {
1246 struct ath10k *ar;
1247 struct ath10k_pci *ar_pci;
1248 struct ath10k_ce_pipe *ce_hdl;
1249 struct sk_buff *netbuf;
1250 u32 ce_data;
1251 unsigned int nbytes;
1252 unsigned int id;
1253 u32 buf_sz;
1254
1255 buf_sz = pipe_info->buf_sz;
1256
1257 /* Unused Copy Engine */
1258 if (buf_sz == 0)
1259 return;
1260
1261 ar = pipe_info->hif_ce_state;
1262 ar_pci = ath10k_pci_priv(ar);
1263
1264 if (!ar_pci->started)
1265 return;
1266
1267 ce_hdl = pipe_info->ce_hdl;
1268
1269 while (ath10k_ce_cancel_send_next(ce_hdl, (void **)&netbuf,
1270 &ce_data, &nbytes, &id) == 0) {
1271 /*
1272 * Indicate the completion to higer layer to free
1273 * the buffer
1274 */
1275
1276 if (!netbuf) {
1277 ath10k_warn("invalid sk_buff on CE %d - NULL pointer. firmware crashed?\n",
1278 ce_hdl->id);
1279 continue;
1280 }
1281
1282 ATH10K_SKB_CB(netbuf)->is_aborted = true;
1283 ar_pci->msg_callbacks_current.tx_completion(ar,
1284 netbuf,
1285 id);
1286 }
1287 }
1288
1289 /*
1290 * Cleanup residual buffers for device shutdown:
1291 * buffers that were enqueued for receive
1292 * buffers that were to be sent
1293 * Note: Buffers that had completed but which were
1294 * not yet processed are on a completion queue. They
1295 * are handled when the completion thread shuts down.
1296 */
1297 static void ath10k_pci_buffer_cleanup(struct ath10k *ar)
1298 {
1299 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1300 int pipe_num;
1301
1302 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
1303 struct ath10k_pci_pipe *pipe_info;
1304
1305 pipe_info = &ar_pci->pipe_info[pipe_num];
1306 ath10k_pci_rx_pipe_cleanup(pipe_info);
1307 ath10k_pci_tx_pipe_cleanup(pipe_info);
1308 }
1309 }
1310
1311 static void ath10k_pci_ce_deinit(struct ath10k *ar)
1312 {
1313 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1314 struct ath10k_pci_pipe *pipe_info;
1315 int pipe_num;
1316
1317 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
1318 pipe_info = &ar_pci->pipe_info[pipe_num];
1319 if (pipe_info->ce_hdl) {
1320 ath10k_ce_deinit(pipe_info->ce_hdl);
1321 pipe_info->ce_hdl = NULL;
1322 pipe_info->buf_sz = 0;
1323 }
1324 }
1325 }
1326
1327 static void ath10k_pci_disable_irqs(struct ath10k *ar)
1328 {
1329 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1330 int i;
1331
1332 for (i = 0; i < max(1, ar_pci->num_msi_intrs); i++)
1333 disable_irq(ar_pci->pdev->irq + i);
1334 }
1335
1336 static void ath10k_pci_hif_stop(struct ath10k *ar)
1337 {
1338 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1339
1340 ath10k_dbg(ATH10K_DBG_PCI, "%s\n", __func__);
1341
1342 /* Irqs are never explicitly re-enabled. They are implicitly re-enabled
1343 * by ath10k_pci_start_intr(). */
1344 ath10k_pci_disable_irqs(ar);
1345
1346 ath10k_pci_stop_ce(ar);
1347
1348 /* At this point, asynchronous threads are stopped, the target should
1349 * not DMA nor interrupt. We process the leftovers and then free
1350 * everything else up. */
1351
1352 ath10k_pci_process_ce(ar);
1353 ath10k_pci_cleanup_ce(ar);
1354 ath10k_pci_buffer_cleanup(ar);
1355
1356 ar_pci->started = 0;
1357 }
1358
1359 static int ath10k_pci_hif_exchange_bmi_msg(struct ath10k *ar,
1360 void *req, u32 req_len,
1361 void *resp, u32 *resp_len)
1362 {
1363 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1364 struct ath10k_pci_pipe *pci_tx = &ar_pci->pipe_info[BMI_CE_NUM_TO_TARG];
1365 struct ath10k_pci_pipe *pci_rx = &ar_pci->pipe_info[BMI_CE_NUM_TO_HOST];
1366 struct ath10k_ce_pipe *ce_tx = pci_tx->ce_hdl;
1367 struct ath10k_ce_pipe *ce_rx = pci_rx->ce_hdl;
1368 dma_addr_t req_paddr = 0;
1369 dma_addr_t resp_paddr = 0;
1370 struct bmi_xfer xfer = {};
1371 void *treq, *tresp = NULL;
1372 int ret = 0;
1373
1374 if (resp && !resp_len)
1375 return -EINVAL;
1376
1377 if (resp && resp_len && *resp_len == 0)
1378 return -EINVAL;
1379
1380 treq = kmemdup(req, req_len, GFP_KERNEL);
1381 if (!treq)
1382 return -ENOMEM;
1383
1384 req_paddr = dma_map_single(ar->dev, treq, req_len, DMA_TO_DEVICE);
1385 ret = dma_mapping_error(ar->dev, req_paddr);
1386 if (ret)
1387 goto err_dma;
1388
1389 if (resp && resp_len) {
1390 tresp = kzalloc(*resp_len, GFP_KERNEL);
1391 if (!tresp) {
1392 ret = -ENOMEM;
1393 goto err_req;
1394 }
1395
1396 resp_paddr = dma_map_single(ar->dev, tresp, *resp_len,
1397 DMA_FROM_DEVICE);
1398 ret = dma_mapping_error(ar->dev, resp_paddr);
1399 if (ret)
1400 goto err_req;
1401
1402 xfer.wait_for_resp = true;
1403 xfer.resp_len = 0;
1404
1405 ath10k_ce_recv_buf_enqueue(ce_rx, &xfer, resp_paddr);
1406 }
1407
1408 init_completion(&xfer.done);
1409
1410 ret = ath10k_ce_send(ce_tx, &xfer, req_paddr, req_len, -1, 0);
1411 if (ret)
1412 goto err_resp;
1413
1414 ret = wait_for_completion_timeout(&xfer.done,
1415 BMI_COMMUNICATION_TIMEOUT_HZ);
1416 if (ret <= 0) {
1417 u32 unused_buffer;
1418 unsigned int unused_nbytes;
1419 unsigned int unused_id;
1420
1421 ret = -ETIMEDOUT;
1422 ath10k_ce_cancel_send_next(ce_tx, NULL, &unused_buffer,
1423 &unused_nbytes, &unused_id);
1424 } else {
1425 /* non-zero means we did not time out */
1426 ret = 0;
1427 }
1428
1429 err_resp:
1430 if (resp) {
1431 u32 unused_buffer;
1432
1433 ath10k_ce_revoke_recv_next(ce_rx, NULL, &unused_buffer);
1434 dma_unmap_single(ar->dev, resp_paddr,
1435 *resp_len, DMA_FROM_DEVICE);
1436 }
1437 err_req:
1438 dma_unmap_single(ar->dev, req_paddr, req_len, DMA_TO_DEVICE);
1439
1440 if (ret == 0 && resp_len) {
1441 *resp_len = min(*resp_len, xfer.resp_len);
1442 memcpy(resp, tresp, xfer.resp_len);
1443 }
1444 err_dma:
1445 kfree(treq);
1446 kfree(tresp);
1447
1448 return ret;
1449 }
1450
1451 static void ath10k_pci_bmi_send_done(struct ath10k_ce_pipe *ce_state)
1452 {
1453 struct bmi_xfer *xfer;
1454 u32 ce_data;
1455 unsigned int nbytes;
1456 unsigned int transfer_id;
1457
1458 if (ath10k_ce_completed_send_next(ce_state, (void **)&xfer, &ce_data,
1459 &nbytes, &transfer_id))
1460 return;
1461
1462 if (xfer->wait_for_resp)
1463 return;
1464
1465 complete(&xfer->done);
1466 }
1467
1468 static void ath10k_pci_bmi_recv_data(struct ath10k_ce_pipe *ce_state)
1469 {
1470 struct bmi_xfer *xfer;
1471 u32 ce_data;
1472 unsigned int nbytes;
1473 unsigned int transfer_id;
1474 unsigned int flags;
1475
1476 if (ath10k_ce_completed_recv_next(ce_state, (void **)&xfer, &ce_data,
1477 &nbytes, &transfer_id, &flags))
1478 return;
1479
1480 if (!xfer->wait_for_resp) {
1481 ath10k_warn("unexpected: BMI data received; ignoring\n");
1482 return;
1483 }
1484
1485 xfer->resp_len = nbytes;
1486 complete(&xfer->done);
1487 }
1488
1489 /*
1490 * Map from service/endpoint to Copy Engine.
1491 * This table is derived from the CE_PCI TABLE, above.
1492 * It is passed to the Target at startup for use by firmware.
1493 */
1494 static const struct service_to_pipe target_service_to_ce_map_wlan[] = {
1495 {
1496 ATH10K_HTC_SVC_ID_WMI_DATA_VO,
1497 PIPEDIR_OUT, /* out = UL = host -> target */
1498 3,
1499 },
1500 {
1501 ATH10K_HTC_SVC_ID_WMI_DATA_VO,
1502 PIPEDIR_IN, /* in = DL = target -> host */
1503 2,
1504 },
1505 {
1506 ATH10K_HTC_SVC_ID_WMI_DATA_BK,
1507 PIPEDIR_OUT, /* out = UL = host -> target */
1508 3,
1509 },
1510 {
1511 ATH10K_HTC_SVC_ID_WMI_DATA_BK,
1512 PIPEDIR_IN, /* in = DL = target -> host */
1513 2,
1514 },
1515 {
1516 ATH10K_HTC_SVC_ID_WMI_DATA_BE,
1517 PIPEDIR_OUT, /* out = UL = host -> target */
1518 3,
1519 },
1520 {
1521 ATH10K_HTC_SVC_ID_WMI_DATA_BE,
1522 PIPEDIR_IN, /* in = DL = target -> host */
1523 2,
1524 },
1525 {
1526 ATH10K_HTC_SVC_ID_WMI_DATA_VI,
1527 PIPEDIR_OUT, /* out = UL = host -> target */
1528 3,
1529 },
1530 {
1531 ATH10K_HTC_SVC_ID_WMI_DATA_VI,
1532 PIPEDIR_IN, /* in = DL = target -> host */
1533 2,
1534 },
1535 {
1536 ATH10K_HTC_SVC_ID_WMI_CONTROL,
1537 PIPEDIR_OUT, /* out = UL = host -> target */
1538 3,
1539 },
1540 {
1541 ATH10K_HTC_SVC_ID_WMI_CONTROL,
1542 PIPEDIR_IN, /* in = DL = target -> host */
1543 2,
1544 },
1545 {
1546 ATH10K_HTC_SVC_ID_RSVD_CTRL,
1547 PIPEDIR_OUT, /* out = UL = host -> target */
1548 0, /* could be moved to 3 (share with WMI) */
1549 },
1550 {
1551 ATH10K_HTC_SVC_ID_RSVD_CTRL,
1552 PIPEDIR_IN, /* in = DL = target -> host */
1553 1,
1554 },
1555 {
1556 ATH10K_HTC_SVC_ID_TEST_RAW_STREAMS, /* not currently used */
1557 PIPEDIR_OUT, /* out = UL = host -> target */
1558 0,
1559 },
1560 {
1561 ATH10K_HTC_SVC_ID_TEST_RAW_STREAMS, /* not currently used */
1562 PIPEDIR_IN, /* in = DL = target -> host */
1563 1,
1564 },
1565 {
1566 ATH10K_HTC_SVC_ID_HTT_DATA_MSG,
1567 PIPEDIR_OUT, /* out = UL = host -> target */
1568 4,
1569 },
1570 {
1571 ATH10K_HTC_SVC_ID_HTT_DATA_MSG,
1572 PIPEDIR_IN, /* in = DL = target -> host */
1573 1,
1574 },
1575
1576 /* (Additions here) */
1577
1578 { /* Must be last */
1579 0,
1580 0,
1581 0,
1582 },
1583 };
1584
1585 /*
1586 * Send an interrupt to the device to wake up the Target CPU
1587 * so it has an opportunity to notice any changed state.
1588 */
1589 static int ath10k_pci_wake_target_cpu(struct ath10k *ar)
1590 {
1591 int ret;
1592 u32 core_ctrl;
1593
1594 ret = ath10k_pci_diag_read_access(ar, SOC_CORE_BASE_ADDRESS |
1595 CORE_CTRL_ADDRESS,
1596 &core_ctrl);
1597 if (ret) {
1598 ath10k_warn("failed to read core_ctrl: %d\n", ret);
1599 return ret;
1600 }
1601
1602 /* A_INUM_FIRMWARE interrupt to Target CPU */
1603 core_ctrl |= CORE_CTRL_CPU_INTR_MASK;
1604
1605 ret = ath10k_pci_diag_write_access(ar, SOC_CORE_BASE_ADDRESS |
1606 CORE_CTRL_ADDRESS,
1607 core_ctrl);
1608 if (ret) {
1609 ath10k_warn("failed to set target CPU interrupt mask: %d\n",
1610 ret);
1611 return ret;
1612 }
1613
1614 return 0;
1615 }
1616
1617 static int ath10k_pci_init_config(struct ath10k *ar)
1618 {
1619 u32 interconnect_targ_addr;
1620 u32 pcie_state_targ_addr = 0;
1621 u32 pipe_cfg_targ_addr = 0;
1622 u32 svc_to_pipe_map = 0;
1623 u32 pcie_config_flags = 0;
1624 u32 ealloc_value;
1625 u32 ealloc_targ_addr;
1626 u32 flag2_value;
1627 u32 flag2_targ_addr;
1628 int ret = 0;
1629
1630 /* Download to Target the CE Config and the service-to-CE map */
1631 interconnect_targ_addr =
1632 host_interest_item_address(HI_ITEM(hi_interconnect_state));
1633
1634 /* Supply Target-side CE configuration */
1635 ret = ath10k_pci_diag_read_access(ar, interconnect_targ_addr,
1636 &pcie_state_targ_addr);
1637 if (ret != 0) {
1638 ath10k_err("Failed to get pcie state addr: %d\n", ret);
1639 return ret;
1640 }
1641
1642 if (pcie_state_targ_addr == 0) {
1643 ret = -EIO;
1644 ath10k_err("Invalid pcie state addr\n");
1645 return ret;
1646 }
1647
1648 ret = ath10k_pci_diag_read_access(ar, pcie_state_targ_addr +
1649 offsetof(struct pcie_state,
1650 pipe_cfg_addr),
1651 &pipe_cfg_targ_addr);
1652 if (ret != 0) {
1653 ath10k_err("Failed to get pipe cfg addr: %d\n", ret);
1654 return ret;
1655 }
1656
1657 if (pipe_cfg_targ_addr == 0) {
1658 ret = -EIO;
1659 ath10k_err("Invalid pipe cfg addr\n");
1660 return ret;
1661 }
1662
1663 ret = ath10k_pci_diag_write_mem(ar, pipe_cfg_targ_addr,
1664 target_ce_config_wlan,
1665 sizeof(target_ce_config_wlan));
1666
1667 if (ret != 0) {
1668 ath10k_err("Failed to write pipe cfg: %d\n", ret);
1669 return ret;
1670 }
1671
1672 ret = ath10k_pci_diag_read_access(ar, pcie_state_targ_addr +
1673 offsetof(struct pcie_state,
1674 svc_to_pipe_map),
1675 &svc_to_pipe_map);
1676 if (ret != 0) {
1677 ath10k_err("Failed to get svc/pipe map: %d\n", ret);
1678 return ret;
1679 }
1680
1681 if (svc_to_pipe_map == 0) {
1682 ret = -EIO;
1683 ath10k_err("Invalid svc_to_pipe map\n");
1684 return ret;
1685 }
1686
1687 ret = ath10k_pci_diag_write_mem(ar, svc_to_pipe_map,
1688 target_service_to_ce_map_wlan,
1689 sizeof(target_service_to_ce_map_wlan));
1690 if (ret != 0) {
1691 ath10k_err("Failed to write svc/pipe map: %d\n", ret);
1692 return ret;
1693 }
1694
1695 ret = ath10k_pci_diag_read_access(ar, pcie_state_targ_addr +
1696 offsetof(struct pcie_state,
1697 config_flags),
1698 &pcie_config_flags);
1699 if (ret != 0) {
1700 ath10k_err("Failed to get pcie config_flags: %d\n", ret);
1701 return ret;
1702 }
1703
1704 pcie_config_flags &= ~PCIE_CONFIG_FLAG_ENABLE_L1;
1705
1706 ret = ath10k_pci_diag_write_mem(ar, pcie_state_targ_addr +
1707 offsetof(struct pcie_state, config_flags),
1708 &pcie_config_flags,
1709 sizeof(pcie_config_flags));
1710 if (ret != 0) {
1711 ath10k_err("Failed to write pcie config_flags: %d\n", ret);
1712 return ret;
1713 }
1714
1715 /* configure early allocation */
1716 ealloc_targ_addr = host_interest_item_address(HI_ITEM(hi_early_alloc));
1717
1718 ret = ath10k_pci_diag_read_access(ar, ealloc_targ_addr, &ealloc_value);
1719 if (ret != 0) {
1720 ath10k_err("Faile to get early alloc val: %d\n", ret);
1721 return ret;
1722 }
1723
1724 /* first bank is switched to IRAM */
1725 ealloc_value |= ((HI_EARLY_ALLOC_MAGIC << HI_EARLY_ALLOC_MAGIC_SHIFT) &
1726 HI_EARLY_ALLOC_MAGIC_MASK);
1727 ealloc_value |= ((1 << HI_EARLY_ALLOC_IRAM_BANKS_SHIFT) &
1728 HI_EARLY_ALLOC_IRAM_BANKS_MASK);
1729
1730 ret = ath10k_pci_diag_write_access(ar, ealloc_targ_addr, ealloc_value);
1731 if (ret != 0) {
1732 ath10k_err("Failed to set early alloc val: %d\n", ret);
1733 return ret;
1734 }
1735
1736 /* Tell Target to proceed with initialization */
1737 flag2_targ_addr = host_interest_item_address(HI_ITEM(hi_option_flag2));
1738
1739 ret = ath10k_pci_diag_read_access(ar, flag2_targ_addr, &flag2_value);
1740 if (ret != 0) {
1741 ath10k_err("Failed to get option val: %d\n", ret);
1742 return ret;
1743 }
1744
1745 flag2_value |= HI_OPTION_EARLY_CFG_DONE;
1746
1747 ret = ath10k_pci_diag_write_access(ar, flag2_targ_addr, flag2_value);
1748 if (ret != 0) {
1749 ath10k_err("Failed to set option val: %d\n", ret);
1750 return ret;
1751 }
1752
1753 return 0;
1754 }
1755
1756
1757
1758 static int ath10k_pci_ce_init(struct ath10k *ar)
1759 {
1760 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1761 struct ath10k_pci_pipe *pipe_info;
1762 const struct ce_attr *attr;
1763 int pipe_num;
1764
1765 for (pipe_num = 0; pipe_num < CE_COUNT; pipe_num++) {
1766 pipe_info = &ar_pci->pipe_info[pipe_num];
1767 pipe_info->pipe_num = pipe_num;
1768 pipe_info->hif_ce_state = ar;
1769 attr = &host_ce_config_wlan[pipe_num];
1770
1771 pipe_info->ce_hdl = ath10k_ce_init(ar, pipe_num, attr);
1772 if (pipe_info->ce_hdl == NULL) {
1773 ath10k_err("failed to initialize CE for pipe: %d\n",
1774 pipe_num);
1775
1776 /* It is safe to call it here. It checks if ce_hdl is
1777 * valid for each pipe */
1778 ath10k_pci_ce_deinit(ar);
1779 return -1;
1780 }
1781
1782 if (pipe_num == CE_COUNT - 1) {
1783 /*
1784 * Reserve the ultimate CE for
1785 * diagnostic Window support
1786 */
1787 ar_pci->ce_diag = pipe_info->ce_hdl;
1788 continue;
1789 }
1790
1791 pipe_info->buf_sz = (size_t) (attr->src_sz_max);
1792 }
1793
1794 return 0;
1795 }
1796
1797 static void ath10k_pci_fw_interrupt_handler(struct ath10k *ar)
1798 {
1799 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1800 u32 fw_indicator_address, fw_indicator;
1801
1802 ath10k_pci_wake(ar);
1803
1804 fw_indicator_address = ar_pci->fw_indicator_address;
1805 fw_indicator = ath10k_pci_read32(ar, fw_indicator_address);
1806
1807 if (fw_indicator & FW_IND_EVENT_PENDING) {
1808 /* ACK: clear Target-side pending event */
1809 ath10k_pci_write32(ar, fw_indicator_address,
1810 fw_indicator & ~FW_IND_EVENT_PENDING);
1811
1812 if (ar_pci->started) {
1813 ath10k_pci_hif_dump_area(ar);
1814 } else {
1815 /*
1816 * Probable Target failure before we're prepared
1817 * to handle it. Generally unexpected.
1818 */
1819 ath10k_warn("early firmware event indicated\n");
1820 }
1821 }
1822
1823 ath10k_pci_sleep(ar);
1824 }
1825
1826 static void ath10k_pci_start_bmi(struct ath10k *ar)
1827 {
1828 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1829 struct ath10k_pci_pipe *pipe;
1830
1831 /*
1832 * Initially, establish CE completion handlers for use with BMI.
1833 * These are overwritten with generic handlers after we exit BMI phase.
1834 */
1835 pipe = &ar_pci->pipe_info[BMI_CE_NUM_TO_TARG];
1836 ath10k_ce_send_cb_register(pipe->ce_hdl, ath10k_pci_bmi_send_done, 0);
1837
1838 pipe = &ar_pci->pipe_info[BMI_CE_NUM_TO_HOST];
1839 ath10k_ce_recv_cb_register(pipe->ce_hdl, ath10k_pci_bmi_recv_data);
1840
1841 ath10k_dbg(ATH10K_DBG_BOOT, "boot start bmi\n");
1842 }
1843
1844 static int ath10k_pci_hif_power_up(struct ath10k *ar)
1845 {
1846 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1847 int ret;
1848
1849 /*
1850 * Bring the target up cleanly.
1851 *
1852 * The target may be in an undefined state with an AUX-powered Target
1853 * and a Host in WoW mode. If the Host crashes, loses power, or is
1854 * restarted (without unloading the driver) then the Target is left
1855 * (aux) powered and running. On a subsequent driver load, the Target
1856 * is in an unexpected state. We try to catch that here in order to
1857 * reset the Target and retry the probe.
1858 */
1859 ret = ath10k_pci_device_reset(ar);
1860 if (ret) {
1861 ath10k_err("failed to reset target: %d\n", ret);
1862 goto err;
1863 }
1864
1865 if (!test_bit(ATH10K_PCI_FEATURE_SOC_POWER_SAVE, ar_pci->features))
1866 /* Force AWAKE forever */
1867 ath10k_do_pci_wake(ar);
1868
1869 ret = ath10k_pci_ce_init(ar);
1870 if (ret) {
1871 ath10k_err("failed to initialize CE: %d\n", ret);
1872 goto err_ps;
1873 }
1874
1875 ret = ath10k_ce_disable_interrupts(ar);
1876 if (ret) {
1877 ath10k_err("failed to disable CE interrupts: %d\n", ret);
1878 goto err_ce;
1879 }
1880
1881 ret = ath10k_pci_start_intr(ar);
1882 if (ret) {
1883 ath10k_err("failed to start interrupt handling: %d\n", ret);
1884 goto err_ce;
1885 }
1886
1887 ret = ath10k_pci_wait_for_target_init(ar);
1888 if (ret) {
1889 ath10k_err("failed to wait for target to init: %d\n", ret);
1890 goto err_irq;
1891 }
1892
1893 ret = ath10k_ce_enable_err_irq(ar);
1894 if (ret) {
1895 ath10k_err("failed to enable CE error irq: %d\n", ret);
1896 goto err_irq;
1897 }
1898
1899 ret = ath10k_pci_init_config(ar);
1900 if (ret) {
1901 ath10k_err("failed to setup init config: %d\n", ret);
1902 goto err_irq;
1903 }
1904
1905 ret = ath10k_pci_wake_target_cpu(ar);
1906 if (ret) {
1907 ath10k_err("could not wake up target CPU: %d\n", ret);
1908 goto err_irq;
1909 }
1910
1911 ath10k_pci_start_bmi(ar);
1912 return 0;
1913
1914 err_irq:
1915 ath10k_ce_disable_interrupts(ar);
1916 ath10k_pci_stop_intr(ar);
1917 ath10k_pci_kill_tasklet(ar);
1918 err_ce:
1919 ath10k_pci_ce_deinit(ar);
1920 err_ps:
1921 if (!test_bit(ATH10K_PCI_FEATURE_SOC_POWER_SAVE, ar_pci->features))
1922 ath10k_do_pci_sleep(ar);
1923 err:
1924 return ret;
1925 }
1926
1927 static void ath10k_pci_hif_power_down(struct ath10k *ar)
1928 {
1929 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1930
1931 ath10k_pci_stop_intr(ar);
1932
1933 ath10k_pci_ce_deinit(ar);
1934 if (!test_bit(ATH10K_PCI_FEATURE_SOC_POWER_SAVE, ar_pci->features))
1935 ath10k_do_pci_sleep(ar);
1936 }
1937
1938 #ifdef CONFIG_PM
1939
1940 #define ATH10K_PCI_PM_CONTROL 0x44
1941
1942 static int ath10k_pci_hif_suspend(struct ath10k *ar)
1943 {
1944 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1945 struct pci_dev *pdev = ar_pci->pdev;
1946 u32 val;
1947
1948 pci_read_config_dword(pdev, ATH10K_PCI_PM_CONTROL, &val);
1949
1950 if ((val & 0x000000ff) != 0x3) {
1951 pci_save_state(pdev);
1952 pci_disable_device(pdev);
1953 pci_write_config_dword(pdev, ATH10K_PCI_PM_CONTROL,
1954 (val & 0xffffff00) | 0x03);
1955 }
1956
1957 return 0;
1958 }
1959
1960 static int ath10k_pci_hif_resume(struct ath10k *ar)
1961 {
1962 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
1963 struct pci_dev *pdev = ar_pci->pdev;
1964 u32 val;
1965
1966 pci_read_config_dword(pdev, ATH10K_PCI_PM_CONTROL, &val);
1967
1968 if ((val & 0x000000ff) != 0) {
1969 pci_restore_state(pdev);
1970 pci_write_config_dword(pdev, ATH10K_PCI_PM_CONTROL,
1971 val & 0xffffff00);
1972 /*
1973 * Suspend/Resume resets the PCI configuration space,
1974 * so we have to re-disable the RETRY_TIMEOUT register (0x41)
1975 * to keep PCI Tx retries from interfering with C3 CPU state
1976 */
1977 pci_read_config_dword(pdev, 0x40, &val);
1978
1979 if ((val & 0x0000ff00) != 0)
1980 pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
1981 }
1982
1983 return 0;
1984 }
1985 #endif
1986
1987 static const struct ath10k_hif_ops ath10k_pci_hif_ops = {
1988 .send_head = ath10k_pci_hif_send_head,
1989 .exchange_bmi_msg = ath10k_pci_hif_exchange_bmi_msg,
1990 .start = ath10k_pci_hif_start,
1991 .stop = ath10k_pci_hif_stop,
1992 .map_service_to_pipe = ath10k_pci_hif_map_service_to_pipe,
1993 .get_default_pipe = ath10k_pci_hif_get_default_pipe,
1994 .send_complete_check = ath10k_pci_hif_send_complete_check,
1995 .set_callbacks = ath10k_pci_hif_set_callbacks,
1996 .get_free_queue_number = ath10k_pci_hif_get_free_queue_number,
1997 .power_up = ath10k_pci_hif_power_up,
1998 .power_down = ath10k_pci_hif_power_down,
1999 #ifdef CONFIG_PM
2000 .suspend = ath10k_pci_hif_suspend,
2001 .resume = ath10k_pci_hif_resume,
2002 #endif
2003 };
2004
2005 static void ath10k_pci_ce_tasklet(unsigned long ptr)
2006 {
2007 struct ath10k_pci_pipe *pipe = (struct ath10k_pci_pipe *)ptr;
2008 struct ath10k_pci *ar_pci = pipe->ar_pci;
2009
2010 ath10k_ce_per_engine_service(ar_pci->ar, pipe->pipe_num);
2011 }
2012
2013 static void ath10k_msi_err_tasklet(unsigned long data)
2014 {
2015 struct ath10k *ar = (struct ath10k *)data;
2016
2017 ath10k_pci_fw_interrupt_handler(ar);
2018 }
2019
2020 /*
2021 * Handler for a per-engine interrupt on a PARTICULAR CE.
2022 * This is used in cases where each CE has a private MSI interrupt.
2023 */
2024 static irqreturn_t ath10k_pci_per_engine_handler(int irq, void *arg)
2025 {
2026 struct ath10k *ar = arg;
2027 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2028 int ce_id = irq - ar_pci->pdev->irq - MSI_ASSIGN_CE_INITIAL;
2029
2030 if (ce_id < 0 || ce_id >= ARRAY_SIZE(ar_pci->pipe_info)) {
2031 ath10k_warn("unexpected/invalid irq %d ce_id %d\n", irq, ce_id);
2032 return IRQ_HANDLED;
2033 }
2034
2035 /*
2036 * NOTE: We are able to derive ce_id from irq because we
2037 * use a one-to-one mapping for CE's 0..5.
2038 * CE's 6 & 7 do not use interrupts at all.
2039 *
2040 * This mapping must be kept in sync with the mapping
2041 * used by firmware.
2042 */
2043 tasklet_schedule(&ar_pci->pipe_info[ce_id].intr);
2044 return IRQ_HANDLED;
2045 }
2046
2047 static irqreturn_t ath10k_pci_msi_fw_handler(int irq, void *arg)
2048 {
2049 struct ath10k *ar = arg;
2050 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2051
2052 tasklet_schedule(&ar_pci->msi_fw_err);
2053 return IRQ_HANDLED;
2054 }
2055
2056 /*
2057 * Top-level interrupt handler for all PCI interrupts from a Target.
2058 * When a block of MSI interrupts is allocated, this top-level handler
2059 * is not used; instead, we directly call the correct sub-handler.
2060 */
2061 static irqreturn_t ath10k_pci_interrupt_handler(int irq, void *arg)
2062 {
2063 struct ath10k *ar = arg;
2064 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2065
2066 if (ar_pci->num_msi_intrs == 0) {
2067 /*
2068 * IMPORTANT: INTR_CLR regiser has to be set after
2069 * INTR_ENABLE is set to 0, otherwise interrupt can not be
2070 * really cleared.
2071 */
2072 iowrite32(0, ar_pci->mem +
2073 (SOC_CORE_BASE_ADDRESS |
2074 PCIE_INTR_ENABLE_ADDRESS));
2075 iowrite32(PCIE_INTR_FIRMWARE_MASK |
2076 PCIE_INTR_CE_MASK_ALL,
2077 ar_pci->mem + (SOC_CORE_BASE_ADDRESS |
2078 PCIE_INTR_CLR_ADDRESS));
2079 /*
2080 * IMPORTANT: this extra read transaction is required to
2081 * flush the posted write buffer.
2082 */
2083 (void) ioread32(ar_pci->mem +
2084 (SOC_CORE_BASE_ADDRESS |
2085 PCIE_INTR_ENABLE_ADDRESS));
2086 }
2087
2088 tasklet_schedule(&ar_pci->intr_tq);
2089
2090 return IRQ_HANDLED;
2091 }
2092
2093 static void ath10k_pci_tasklet(unsigned long data)
2094 {
2095 struct ath10k *ar = (struct ath10k *)data;
2096 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2097
2098 ath10k_pci_fw_interrupt_handler(ar); /* FIXME: Handle FW error */
2099 ath10k_ce_per_engine_service_any(ar);
2100
2101 if (ar_pci->num_msi_intrs == 0) {
2102 /* Enable Legacy PCI line interrupts */
2103 iowrite32(PCIE_INTR_FIRMWARE_MASK |
2104 PCIE_INTR_CE_MASK_ALL,
2105 ar_pci->mem + (SOC_CORE_BASE_ADDRESS |
2106 PCIE_INTR_ENABLE_ADDRESS));
2107 /*
2108 * IMPORTANT: this extra read transaction is required to
2109 * flush the posted write buffer
2110 */
2111 (void) ioread32(ar_pci->mem +
2112 (SOC_CORE_BASE_ADDRESS |
2113 PCIE_INTR_ENABLE_ADDRESS));
2114 }
2115 }
2116
2117 static int ath10k_pci_start_intr_msix(struct ath10k *ar, int num)
2118 {
2119 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2120 int ret;
2121 int i;
2122
2123 ret = pci_enable_msi_block(ar_pci->pdev, num);
2124 if (ret)
2125 return ret;
2126
2127 ret = request_irq(ar_pci->pdev->irq + MSI_ASSIGN_FW,
2128 ath10k_pci_msi_fw_handler,
2129 IRQF_SHARED, "ath10k_pci", ar);
2130 if (ret) {
2131 ath10k_warn("request_irq(%d) failed %d\n",
2132 ar_pci->pdev->irq + MSI_ASSIGN_FW, ret);
2133
2134 pci_disable_msi(ar_pci->pdev);
2135 return ret;
2136 }
2137
2138 for (i = MSI_ASSIGN_CE_INITIAL; i <= MSI_ASSIGN_CE_MAX; i++) {
2139 ret = request_irq(ar_pci->pdev->irq + i,
2140 ath10k_pci_per_engine_handler,
2141 IRQF_SHARED, "ath10k_pci", ar);
2142 if (ret) {
2143 ath10k_warn("request_irq(%d) failed %d\n",
2144 ar_pci->pdev->irq + i, ret);
2145
2146 for (i--; i >= MSI_ASSIGN_CE_INITIAL; i--)
2147 free_irq(ar_pci->pdev->irq + i, ar);
2148
2149 free_irq(ar_pci->pdev->irq + MSI_ASSIGN_FW, ar);
2150 pci_disable_msi(ar_pci->pdev);
2151 return ret;
2152 }
2153 }
2154
2155 ath10k_info("MSI-X interrupt handling (%d intrs)\n", num);
2156 return 0;
2157 }
2158
2159 static int ath10k_pci_start_intr_msi(struct ath10k *ar)
2160 {
2161 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2162 int ret;
2163
2164 ret = pci_enable_msi(ar_pci->pdev);
2165 if (ret < 0)
2166 return ret;
2167
2168 ret = request_irq(ar_pci->pdev->irq,
2169 ath10k_pci_interrupt_handler,
2170 IRQF_SHARED, "ath10k_pci", ar);
2171 if (ret < 0) {
2172 pci_disable_msi(ar_pci->pdev);
2173 return ret;
2174 }
2175
2176 ath10k_info("MSI interrupt handling\n");
2177 return 0;
2178 }
2179
2180 static int ath10k_pci_start_intr_legacy(struct ath10k *ar)
2181 {
2182 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2183 int ret;
2184
2185 ret = request_irq(ar_pci->pdev->irq,
2186 ath10k_pci_interrupt_handler,
2187 IRQF_SHARED, "ath10k_pci", ar);
2188 if (ret < 0)
2189 return ret;
2190
2191 ret = ath10k_pci_wake(ar);
2192 if (ret) {
2193 free_irq(ar_pci->pdev->irq, ar);
2194 ath10k_err("failed to wake up target: %d\n", ret);
2195 return ret;
2196 }
2197
2198 /*
2199 * A potential race occurs here: The CORE_BASE write
2200 * depends on target correctly decoding AXI address but
2201 * host won't know when target writes BAR to CORE_CTRL.
2202 * This write might get lost if target has NOT written BAR.
2203 * For now, fix the race by repeating the write in below
2204 * synchronization checking.
2205 */
2206 iowrite32(PCIE_INTR_FIRMWARE_MASK |
2207 PCIE_INTR_CE_MASK_ALL,
2208 ar_pci->mem + (SOC_CORE_BASE_ADDRESS |
2209 PCIE_INTR_ENABLE_ADDRESS));
2210
2211 ath10k_pci_sleep(ar);
2212 ath10k_info("legacy interrupt handling\n");
2213 return 0;
2214 }
2215
2216 static int ath10k_pci_start_intr(struct ath10k *ar)
2217 {
2218 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2219 int num = MSI_NUM_REQUEST;
2220 int ret;
2221 int i;
2222
2223 tasklet_init(&ar_pci->intr_tq, ath10k_pci_tasklet, (unsigned long) ar);
2224 tasklet_init(&ar_pci->msi_fw_err, ath10k_msi_err_tasklet,
2225 (unsigned long) ar);
2226
2227 for (i = 0; i < CE_COUNT; i++) {
2228 ar_pci->pipe_info[i].ar_pci = ar_pci;
2229 tasklet_init(&ar_pci->pipe_info[i].intr,
2230 ath10k_pci_ce_tasklet,
2231 (unsigned long)&ar_pci->pipe_info[i]);
2232 }
2233
2234 if (!test_bit(ATH10K_PCI_FEATURE_MSI_X, ar_pci->features))
2235 num = 1;
2236
2237 if (num > 1) {
2238 ret = ath10k_pci_start_intr_msix(ar, num);
2239 if (ret == 0)
2240 goto exit;
2241
2242 ath10k_warn("MSI-X didn't succeed (%d), trying MSI\n", ret);
2243 num = 1;
2244 }
2245
2246 if (num == 1) {
2247 ret = ath10k_pci_start_intr_msi(ar);
2248 if (ret == 0)
2249 goto exit;
2250
2251 ath10k_warn("MSI didn't succeed (%d), trying legacy INTR\n",
2252 ret);
2253 num = 0;
2254 }
2255
2256 ret = ath10k_pci_start_intr_legacy(ar);
2257 if (ret) {
2258 ath10k_warn("Failed to start legacy interrupts: %d\n", ret);
2259 return ret;
2260 }
2261
2262 exit:
2263 ar_pci->num_msi_intrs = num;
2264 return ret;
2265 }
2266
2267 static void ath10k_pci_stop_intr(struct ath10k *ar)
2268 {
2269 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2270 int i;
2271
2272 /* There's at least one interrupt irregardless whether its legacy INTR
2273 * or MSI or MSI-X */
2274 for (i = 0; i < max(1, ar_pci->num_msi_intrs); i++)
2275 free_irq(ar_pci->pdev->irq + i, ar);
2276
2277 if (ar_pci->num_msi_intrs > 0)
2278 pci_disable_msi(ar_pci->pdev);
2279 }
2280
2281 static int ath10k_pci_wait_for_target_init(struct ath10k *ar)
2282 {
2283 struct ath10k_pci *ar_pci = ath10k_pci_priv(ar);
2284 int wait_limit = 300; /* 3 sec */
2285 int ret;
2286
2287 ret = ath10k_pci_wake(ar);
2288 if (ret) {
2289 ath10k_err("failed to wake up target: %d\n", ret);
2290 return ret;
2291 }
2292
2293 while (wait_limit-- &&
2294 !(ioread32(ar_pci->mem + FW_INDICATOR_ADDRESS) &
2295 FW_IND_INITIALIZED)) {
2296 if (ar_pci->num_msi_intrs == 0)
2297 /* Fix potential race by repeating CORE_BASE writes */
2298 iowrite32(PCIE_INTR_FIRMWARE_MASK |
2299 PCIE_INTR_CE_MASK_ALL,
2300 ar_pci->mem + (SOC_CORE_BASE_ADDRESS |
2301 PCIE_INTR_ENABLE_ADDRESS));
2302 mdelay(10);
2303 }
2304
2305 if (wait_limit < 0) {
2306 ath10k_err("target stalled\n");
2307 ret = -EIO;
2308 goto out;
2309 }
2310
2311 out:
2312 ath10k_pci_sleep(ar);
2313 return ret;
2314 }
2315
2316 static int ath10k_pci_device_reset(struct ath10k *ar)
2317 {
2318 int i, ret;
2319 u32 val;
2320
2321 ret = ath10k_do_pci_wake(ar);
2322 if (ret) {
2323 ath10k_err("failed to wake up target: %d\n",
2324 ret);
2325 return ret;
2326 }
2327
2328 /* Put Target, including PCIe, into RESET. */
2329 val = ath10k_pci_reg_read32(ar, SOC_GLOBAL_RESET_ADDRESS);
2330 val |= 1;
2331 ath10k_pci_reg_write32(ar, SOC_GLOBAL_RESET_ADDRESS, val);
2332
2333 for (i = 0; i < ATH_PCI_RESET_WAIT_MAX; i++) {
2334 if (ath10k_pci_reg_read32(ar, RTC_STATE_ADDRESS) &
2335 RTC_STATE_COLD_RESET_MASK)
2336 break;
2337 msleep(1);
2338 }
2339
2340 /* Pull Target, including PCIe, out of RESET. */
2341 val &= ~1;
2342 ath10k_pci_reg_write32(ar, SOC_GLOBAL_RESET_ADDRESS, val);
2343
2344 for (i = 0; i < ATH_PCI_RESET_WAIT_MAX; i++) {
2345 if (!(ath10k_pci_reg_read32(ar, RTC_STATE_ADDRESS) &
2346 RTC_STATE_COLD_RESET_MASK))
2347 break;
2348 msleep(1);
2349 }
2350
2351 ath10k_do_pci_sleep(ar);
2352 return 0;
2353 }
2354
2355 static void ath10k_pci_dump_features(struct ath10k_pci *ar_pci)
2356 {
2357 int i;
2358
2359 for (i = 0; i < ATH10K_PCI_FEATURE_COUNT; i++) {
2360 if (!test_bit(i, ar_pci->features))
2361 continue;
2362
2363 switch (i) {
2364 case ATH10K_PCI_FEATURE_MSI_X:
2365 ath10k_dbg(ATH10K_DBG_BOOT, "device supports MSI-X\n");
2366 break;
2367 case ATH10K_PCI_FEATURE_SOC_POWER_SAVE:
2368 ath10k_dbg(ATH10K_DBG_BOOT, "QCA98XX SoC power save enabled\n");
2369 break;
2370 }
2371 }
2372 }
2373
2374 static int ath10k_pci_probe(struct pci_dev *pdev,
2375 const struct pci_device_id *pci_dev)
2376 {
2377 void __iomem *mem;
2378 int ret = 0;
2379 struct ath10k *ar;
2380 struct ath10k_pci *ar_pci;
2381 u32 lcr_val, chip_id;
2382
2383 ath10k_dbg(ATH10K_DBG_PCI, "%s\n", __func__);
2384
2385 ar_pci = kzalloc(sizeof(*ar_pci), GFP_KERNEL);
2386 if (ar_pci == NULL)
2387 return -ENOMEM;
2388
2389 ar_pci->pdev = pdev;
2390 ar_pci->dev = &pdev->dev;
2391
2392 switch (pci_dev->device) {
2393 case QCA988X_2_0_DEVICE_ID:
2394 set_bit(ATH10K_PCI_FEATURE_MSI_X, ar_pci->features);
2395 break;
2396 default:
2397 ret = -ENODEV;
2398 ath10k_err("Unkown device ID: %d\n", pci_dev->device);
2399 goto err_ar_pci;
2400 }
2401
2402 if (ath10k_target_ps)
2403 set_bit(ATH10K_PCI_FEATURE_SOC_POWER_SAVE, ar_pci->features);
2404
2405 ath10k_pci_dump_features(ar_pci);
2406
2407 ar = ath10k_core_create(ar_pci, ar_pci->dev, &ath10k_pci_hif_ops);
2408 if (!ar) {
2409 ath10k_err("failed to create driver core\n");
2410 ret = -EINVAL;
2411 goto err_ar_pci;
2412 }
2413
2414 ar_pci->ar = ar;
2415 ar_pci->fw_indicator_address = FW_INDICATOR_ADDRESS;
2416 atomic_set(&ar_pci->keep_awake_count, 0);
2417
2418 pci_set_drvdata(pdev, ar);
2419
2420 /*
2421 * Without any knowledge of the Host, the Target may have been reset or
2422 * power cycled and its Config Space may no longer reflect the PCI
2423 * address space that was assigned earlier by the PCI infrastructure.
2424 * Refresh it now.
2425 */
2426 ret = pci_assign_resource(pdev, BAR_NUM);
2427 if (ret) {
2428 ath10k_err("failed to assign PCI space: %d\n", ret);
2429 goto err_ar;
2430 }
2431
2432 ret = pci_enable_device(pdev);
2433 if (ret) {
2434 ath10k_err("failed to enable PCI device: %d\n", ret);
2435 goto err_ar;
2436 }
2437
2438 /* Request MMIO resources */
2439 ret = pci_request_region(pdev, BAR_NUM, "ath");
2440 if (ret) {
2441 ath10k_err("failed to request MMIO region: %d\n", ret);
2442 goto err_device;
2443 }
2444
2445 /*
2446 * Target structures have a limit of 32 bit DMA pointers.
2447 * DMA pointers can be wider than 32 bits by default on some systems.
2448 */
2449 ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
2450 if (ret) {
2451 ath10k_err("failed to set DMA mask to 32-bit: %d\n", ret);
2452 goto err_region;
2453 }
2454
2455 ret = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
2456 if (ret) {
2457 ath10k_err("failed to set consistent DMA mask to 32-bit\n");
2458 goto err_region;
2459 }
2460
2461 /* Set bus master bit in PCI_COMMAND to enable DMA */
2462 pci_set_master(pdev);
2463
2464 /*
2465 * Temporary FIX: disable ASPM
2466 * Will be removed after the OTP is programmed
2467 */
2468 pci_read_config_dword(pdev, 0x80, &lcr_val);
2469 pci_write_config_dword(pdev, 0x80, (lcr_val & 0xffffff00));
2470
2471 /* Arrange for access to Target SoC registers. */
2472 mem = pci_iomap(pdev, BAR_NUM, 0);
2473 if (!mem) {
2474 ath10k_err("failed to perform IOMAP for BAR%d\n", BAR_NUM);
2475 ret = -EIO;
2476 goto err_master;
2477 }
2478
2479 ar_pci->mem = mem;
2480
2481 spin_lock_init(&ar_pci->ce_lock);
2482
2483 ret = ath10k_do_pci_wake(ar);
2484 if (ret) {
2485 ath10k_err("Failed to get chip id: %d\n", ret);
2486 goto err_iomap;
2487 }
2488
2489 chip_id = ath10k_pci_soc_read32(ar, SOC_CHIP_ID_ADDRESS);
2490
2491 ath10k_do_pci_sleep(ar);
2492
2493 ath10k_dbg(ATH10K_DBG_BOOT, "boot pci_mem 0x%p\n", ar_pci->mem);
2494
2495 ret = ath10k_core_register(ar, chip_id);
2496 if (ret) {
2497 ath10k_err("failed to register driver core: %d\n", ret);
2498 goto err_iomap;
2499 }
2500
2501 return 0;
2502
2503 err_iomap:
2504 pci_iounmap(pdev, mem);
2505 err_master:
2506 pci_clear_master(pdev);
2507 err_region:
2508 pci_release_region(pdev, BAR_NUM);
2509 err_device:
2510 pci_disable_device(pdev);
2511 err_ar:
2512 ath10k_core_destroy(ar);
2513 err_ar_pci:
2514 /* call HIF PCI free here */
2515 kfree(ar_pci);
2516
2517 return ret;
2518 }
2519
2520 static void ath10k_pci_remove(struct pci_dev *pdev)
2521 {
2522 struct ath10k *ar = pci_get_drvdata(pdev);
2523 struct ath10k_pci *ar_pci;
2524
2525 ath10k_dbg(ATH10K_DBG_PCI, "%s\n", __func__);
2526
2527 if (!ar)
2528 return;
2529
2530 ar_pci = ath10k_pci_priv(ar);
2531
2532 if (!ar_pci)
2533 return;
2534
2535 tasklet_kill(&ar_pci->msi_fw_err);
2536
2537 ath10k_core_unregister(ar);
2538
2539 pci_iounmap(pdev, ar_pci->mem);
2540 pci_release_region(pdev, BAR_NUM);
2541 pci_clear_master(pdev);
2542 pci_disable_device(pdev);
2543
2544 ath10k_core_destroy(ar);
2545 kfree(ar_pci);
2546 }
2547
2548 MODULE_DEVICE_TABLE(pci, ath10k_pci_id_table);
2549
2550 static struct pci_driver ath10k_pci_driver = {
2551 .name = "ath10k_pci",
2552 .id_table = ath10k_pci_id_table,
2553 .probe = ath10k_pci_probe,
2554 .remove = ath10k_pci_remove,
2555 };
2556
2557 static int __init ath10k_pci_init(void)
2558 {
2559 int ret;
2560
2561 ret = pci_register_driver(&ath10k_pci_driver);
2562 if (ret)
2563 ath10k_err("failed to register PCI driver: %d\n", ret);
2564
2565 return ret;
2566 }
2567 module_init(ath10k_pci_init);
2568
2569 static void __exit ath10k_pci_exit(void)
2570 {
2571 pci_unregister_driver(&ath10k_pci_driver);
2572 }
2573
2574 module_exit(ath10k_pci_exit);
2575
2576 MODULE_AUTHOR("Qualcomm Atheros");
2577 MODULE_DESCRIPTION("Driver support for Atheros QCA988X PCIe devices");
2578 MODULE_LICENSE("Dual BSD/GPL");
2579 MODULE_FIRMWARE(QCA988X_HW_2_0_FW_DIR "/" QCA988X_HW_2_0_FW_FILE);
2580 MODULE_FIRMWARE(QCA988X_HW_2_0_FW_DIR "/" QCA988X_HW_2_0_OTP_FILE);
2581 MODULE_FIRMWARE(QCA988X_HW_2_0_FW_DIR "/" QCA988X_HW_2_0_BOARD_DATA_FILE);
Ubuntu Artful kernel mirror