]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - drivers/net/wireless/intel/iwlwifi/mvm/utils.c
fc5a490880d0c0fca8232ddea6213b9aa7a09a65
[mirror_ubuntu-bionic-kernel.git] / drivers / net / wireless / intel / iwlwifi / mvm / utils.c
1 /******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
8 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
9 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
10 * Copyright (C) 2015 - 2017 Intel Deutschland GmbH
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24 * USA
25 *
26 * The full GNU General Public License is included in this distribution
27 * in the file called COPYING.
28 *
29 * Contact Information:
30 * Intel Linux Wireless <linuxwifi@intel.com>
31 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
32 *
33 * BSD LICENSE
34 *
35 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
36 * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
37 * Copyright (C) 2015 - 2017 Intel Deutschland GmbH
38 * All rights reserved.
39 *
40 * Redistribution and use in source and binary forms, with or without
41 * modification, are permitted provided that the following conditions
42 * are met:
43 *
44 * * Redistributions of source code must retain the above copyright
45 * notice, this list of conditions and the following disclaimer.
46 * * Redistributions in binary form must reproduce the above copyright
47 * notice, this list of conditions and the following disclaimer in
48 * the documentation and/or other materials provided with the
49 * distribution.
50 * * Neither the name Intel Corporation nor the names of its
51 * contributors may be used to endorse or promote products derived
52 * from this software without specific prior written permission.
53 *
54 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
55 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
56 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
57 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
58 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
59 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
60 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
61 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
62 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
63 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
64 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
65 *
66 *****************************************************************************/
67 #include <net/mac80211.h>
68
69 #include "iwl-debug.h"
70 #include "iwl-io.h"
71 #include "iwl-prph.h"
72 #include "iwl-csr.h"
73 #include "fw-dbg.h"
74 #include "mvm.h"
75 #include "fw-api-rs.h"
76
77 /*
78 * Will return 0 even if the cmd failed when RFKILL is asserted unless
79 * CMD_WANT_SKB is set in cmd->flags.
80 */
81 int iwl_mvm_send_cmd(struct iwl_mvm *mvm, struct iwl_host_cmd *cmd)
82 {
83 int ret;
84
85 #if defined(CONFIG_IWLWIFI_DEBUGFS) && defined(CONFIG_PM_SLEEP)
86 if (WARN_ON(mvm->d3_test_active))
87 return -EIO;
88 #endif
89
90 /*
91 * Synchronous commands from this op-mode must hold
92 * the mutex, this ensures we don't try to send two
93 * (or more) synchronous commands at a time.
94 */
95 if (!(cmd->flags & CMD_ASYNC)) {
96 lockdep_assert_held(&mvm->mutex);
97 if (!(cmd->flags & CMD_SEND_IN_IDLE))
98 iwl_mvm_ref(mvm, IWL_MVM_REF_SENDING_CMD);
99 }
100
101 ret = iwl_trans_send_cmd(mvm->trans, cmd);
102
103 if (!(cmd->flags & (CMD_ASYNC | CMD_SEND_IN_IDLE)))
104 iwl_mvm_unref(mvm, IWL_MVM_REF_SENDING_CMD);
105
106 /*
107 * If the caller wants the SKB, then don't hide any problems, the
108 * caller might access the response buffer which will be NULL if
109 * the command failed.
110 */
111 if (cmd->flags & CMD_WANT_SKB)
112 return ret;
113
114 /* Silently ignore failures if RFKILL is asserted */
115 if (!ret || ret == -ERFKILL)
116 return 0;
117 return ret;
118 }
119
120 int iwl_mvm_send_cmd_pdu(struct iwl_mvm *mvm, u32 id,
121 u32 flags, u16 len, const void *data)
122 {
123 struct iwl_host_cmd cmd = {
124 .id = id,
125 .len = { len, },
126 .data = { data, },
127 .flags = flags,
128 };
129
130 return iwl_mvm_send_cmd(mvm, &cmd);
131 }
132
133 /*
134 * We assume that the caller set the status to the success value
135 */
136 int iwl_mvm_send_cmd_status(struct iwl_mvm *mvm, struct iwl_host_cmd *cmd,
137 u32 *status)
138 {
139 struct iwl_rx_packet *pkt;
140 struct iwl_cmd_response *resp;
141 int ret, resp_len;
142
143 lockdep_assert_held(&mvm->mutex);
144
145 #if defined(CONFIG_IWLWIFI_DEBUGFS) && defined(CONFIG_PM_SLEEP)
146 if (WARN_ON(mvm->d3_test_active))
147 return -EIO;
148 #endif
149
150 /*
151 * Only synchronous commands can wait for status,
152 * we use WANT_SKB so the caller can't.
153 */
154 if (WARN_ONCE(cmd->flags & (CMD_ASYNC | CMD_WANT_SKB),
155 "cmd flags %x", cmd->flags))
156 return -EINVAL;
157
158 cmd->flags |= CMD_WANT_SKB;
159
160 ret = iwl_trans_send_cmd(mvm->trans, cmd);
161 if (ret == -ERFKILL) {
162 /*
163 * The command failed because of RFKILL, don't update
164 * the status, leave it as success and return 0.
165 */
166 return 0;
167 } else if (ret) {
168 return ret;
169 }
170
171 pkt = cmd->resp_pkt;
172
173 resp_len = iwl_rx_packet_payload_len(pkt);
174 if (WARN_ON_ONCE(resp_len != sizeof(*resp))) {
175 ret = -EIO;
176 goto out_free_resp;
177 }
178
179 resp = (void *)pkt->data;
180 *status = le32_to_cpu(resp->status);
181 out_free_resp:
182 iwl_free_resp(cmd);
183 return ret;
184 }
185
186 /*
187 * We assume that the caller set the status to the sucess value
188 */
189 int iwl_mvm_send_cmd_pdu_status(struct iwl_mvm *mvm, u32 id, u16 len,
190 const void *data, u32 *status)
191 {
192 struct iwl_host_cmd cmd = {
193 .id = id,
194 .len = { len, },
195 .data = { data, },
196 };
197
198 return iwl_mvm_send_cmd_status(mvm, &cmd, status);
199 }
200
201 #define IWL_DECLARE_RATE_INFO(r) \
202 [IWL_RATE_##r##M_INDEX] = IWL_RATE_##r##M_PLCP
203
204 /*
205 * Translate from fw_rate_index (IWL_RATE_XXM_INDEX) to PLCP
206 */
207 static const u8 fw_rate_idx_to_plcp[IWL_RATE_COUNT] = {
208 IWL_DECLARE_RATE_INFO(1),
209 IWL_DECLARE_RATE_INFO(2),
210 IWL_DECLARE_RATE_INFO(5),
211 IWL_DECLARE_RATE_INFO(11),
212 IWL_DECLARE_RATE_INFO(6),
213 IWL_DECLARE_RATE_INFO(9),
214 IWL_DECLARE_RATE_INFO(12),
215 IWL_DECLARE_RATE_INFO(18),
216 IWL_DECLARE_RATE_INFO(24),
217 IWL_DECLARE_RATE_INFO(36),
218 IWL_DECLARE_RATE_INFO(48),
219 IWL_DECLARE_RATE_INFO(54),
220 };
221
222 int iwl_mvm_legacy_rate_to_mac80211_idx(u32 rate_n_flags,
223 enum nl80211_band band)
224 {
225 int rate = rate_n_flags & RATE_LEGACY_RATE_MSK;
226 int idx;
227 int band_offset = 0;
228
229 /* Legacy rate format, search for match in table */
230 if (band == NL80211_BAND_5GHZ)
231 band_offset = IWL_FIRST_OFDM_RATE;
232 for (idx = band_offset; idx < IWL_RATE_COUNT_LEGACY; idx++)
233 if (fw_rate_idx_to_plcp[idx] == rate)
234 return idx - band_offset;
235
236 return -1;
237 }
238
239 u8 iwl_mvm_mac80211_idx_to_hwrate(int rate_idx)
240 {
241 /* Get PLCP rate for tx_cmd->rate_n_flags */
242 return fw_rate_idx_to_plcp[rate_idx];
243 }
244
245 void iwl_mvm_rx_fw_error(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb)
246 {
247 struct iwl_rx_packet *pkt = rxb_addr(rxb);
248 struct iwl_error_resp *err_resp = (void *)pkt->data;
249
250 IWL_ERR(mvm, "FW Error notification: type 0x%08X cmd_id 0x%02X\n",
251 le32_to_cpu(err_resp->error_type), err_resp->cmd_id);
252 IWL_ERR(mvm, "FW Error notification: seq 0x%04X service 0x%08X\n",
253 le16_to_cpu(err_resp->bad_cmd_seq_num),
254 le32_to_cpu(err_resp->error_service));
255 IWL_ERR(mvm, "FW Error notification: timestamp 0x%16llX\n",
256 le64_to_cpu(err_resp->timestamp));
257 }
258
259 /*
260 * Returns the first antenna as ANT_[ABC], as defined in iwl-config.h.
261 * The parameter should also be a combination of ANT_[ABC].
262 */
263 u8 first_antenna(u8 mask)
264 {
265 BUILD_BUG_ON(ANT_A != BIT(0)); /* using ffs is wrong if not */
266 if (WARN_ON_ONCE(!mask)) /* ffs will return 0 if mask is zeroed */
267 return BIT(0);
268 return BIT(ffs(mask) - 1);
269 }
270
271 /*
272 * Toggles between TX antennas to send the probe request on.
273 * Receives the bitmask of valid TX antennas and the *index* used
274 * for the last TX, and returns the next valid *index* to use.
275 * In order to set it in the tx_cmd, must do BIT(idx).
276 */
277 u8 iwl_mvm_next_antenna(struct iwl_mvm *mvm, u8 valid, u8 last_idx)
278 {
279 u8 ind = last_idx;
280 int i;
281
282 for (i = 0; i < RATE_MCS_ANT_NUM; i++) {
283 ind = (ind + 1) % RATE_MCS_ANT_NUM;
284 if (valid & BIT(ind))
285 return ind;
286 }
287
288 WARN_ONCE(1, "Failed to toggle between antennas 0x%x", valid);
289 return last_idx;
290 }
291
292 static const struct {
293 const char *name;
294 u8 num;
295 } advanced_lookup[] = {
296 { "NMI_INTERRUPT_WDG", 0x34 },
297 { "SYSASSERT", 0x35 },
298 { "UCODE_VERSION_MISMATCH", 0x37 },
299 { "BAD_COMMAND", 0x38 },
300 { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
301 { "FATAL_ERROR", 0x3D },
302 { "NMI_TRM_HW_ERR", 0x46 },
303 { "NMI_INTERRUPT_TRM", 0x4C },
304 { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
305 { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
306 { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
307 { "NMI_INTERRUPT_HOST", 0x66 },
308 { "NMI_INTERRUPT_ACTION_PT", 0x7C },
309 { "NMI_INTERRUPT_UNKNOWN", 0x84 },
310 { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
311 { "ADVANCED_SYSASSERT", 0 },
312 };
313
314 static const char *desc_lookup(u32 num)
315 {
316 int i;
317
318 for (i = 0; i < ARRAY_SIZE(advanced_lookup) - 1; i++)
319 if (advanced_lookup[i].num == num)
320 return advanced_lookup[i].name;
321
322 /* No entry matches 'num', so it is the last: ADVANCED_SYSASSERT */
323 return advanced_lookup[i].name;
324 }
325
326 /*
327 * Note: This structure is read from the device with IO accesses,
328 * and the reading already does the endian conversion. As it is
329 * read with u32-sized accesses, any members with a different size
330 * need to be ordered correctly though!
331 */
332 struct iwl_error_event_table_v1 {
333 u32 valid; /* (nonzero) valid, (0) log is empty */
334 u32 error_id; /* type of error */
335 u32 pc; /* program counter */
336 u32 blink1; /* branch link */
337 u32 blink2; /* branch link */
338 u32 ilink1; /* interrupt link */
339 u32 ilink2; /* interrupt link */
340 u32 data1; /* error-specific data */
341 u32 data2; /* error-specific data */
342 u32 data3; /* error-specific data */
343 u32 bcon_time; /* beacon timer */
344 u32 tsf_low; /* network timestamp function timer */
345 u32 tsf_hi; /* network timestamp function timer */
346 u32 gp1; /* GP1 timer register */
347 u32 gp2; /* GP2 timer register */
348 u32 gp3; /* GP3 timer register */
349 u32 ucode_ver; /* uCode version */
350 u32 hw_ver; /* HW Silicon version */
351 u32 brd_ver; /* HW board version */
352 u32 log_pc; /* log program counter */
353 u32 frame_ptr; /* frame pointer */
354 u32 stack_ptr; /* stack pointer */
355 u32 hcmd; /* last host command header */
356 u32 isr0; /* isr status register LMPM_NIC_ISR0:
357 * rxtx_flag */
358 u32 isr1; /* isr status register LMPM_NIC_ISR1:
359 * host_flag */
360 u32 isr2; /* isr status register LMPM_NIC_ISR2:
361 * enc_flag */
362 u32 isr3; /* isr status register LMPM_NIC_ISR3:
363 * time_flag */
364 u32 isr4; /* isr status register LMPM_NIC_ISR4:
365 * wico interrupt */
366 u32 isr_pref; /* isr status register LMPM_NIC_PREF_STAT */
367 u32 wait_event; /* wait event() caller address */
368 u32 l2p_control; /* L2pControlField */
369 u32 l2p_duration; /* L2pDurationField */
370 u32 l2p_mhvalid; /* L2pMhValidBits */
371 u32 l2p_addr_match; /* L2pAddrMatchStat */
372 u32 lmpm_pmg_sel; /* indicate which clocks are turned on
373 * (LMPM_PMG_SEL) */
374 u32 u_timestamp; /* indicate when the date and time of the
375 * compilation */
376 u32 flow_handler; /* FH read/write pointers, RX credit */
377 } __packed /* LOG_ERROR_TABLE_API_S_VER_1 */;
378
379 struct iwl_error_event_table {
380 u32 valid; /* (nonzero) valid, (0) log is empty */
381 u32 error_id; /* type of error */
382 u32 trm_hw_status0; /* TRM HW status */
383 u32 trm_hw_status1; /* TRM HW status */
384 u32 blink2; /* branch link */
385 u32 ilink1; /* interrupt link */
386 u32 ilink2; /* interrupt link */
387 u32 data1; /* error-specific data */
388 u32 data2; /* error-specific data */
389 u32 data3; /* error-specific data */
390 u32 bcon_time; /* beacon timer */
391 u32 tsf_low; /* network timestamp function timer */
392 u32 tsf_hi; /* network timestamp function timer */
393 u32 gp1; /* GP1 timer register */
394 u32 gp2; /* GP2 timer register */
395 u32 fw_rev_type; /* firmware revision type */
396 u32 major; /* uCode version major */
397 u32 minor; /* uCode version minor */
398 u32 hw_ver; /* HW Silicon version */
399 u32 brd_ver; /* HW board version */
400 u32 log_pc; /* log program counter */
401 u32 frame_ptr; /* frame pointer */
402 u32 stack_ptr; /* stack pointer */
403 u32 hcmd; /* last host command header */
404 u32 isr0; /* isr status register LMPM_NIC_ISR0:
405 * rxtx_flag */
406 u32 isr1; /* isr status register LMPM_NIC_ISR1:
407 * host_flag */
408 u32 isr2; /* isr status register LMPM_NIC_ISR2:
409 * enc_flag */
410 u32 isr3; /* isr status register LMPM_NIC_ISR3:
411 * time_flag */
412 u32 isr4; /* isr status register LMPM_NIC_ISR4:
413 * wico interrupt */
414 u32 last_cmd_id; /* last HCMD id handled by the firmware */
415 u32 wait_event; /* wait event() caller address */
416 u32 l2p_control; /* L2pControlField */
417 u32 l2p_duration; /* L2pDurationField */
418 u32 l2p_mhvalid; /* L2pMhValidBits */
419 u32 l2p_addr_match; /* L2pAddrMatchStat */
420 u32 lmpm_pmg_sel; /* indicate which clocks are turned on
421 * (LMPM_PMG_SEL) */
422 u32 u_timestamp; /* indicate when the date and time of the
423 * compilation */
424 u32 flow_handler; /* FH read/write pointers, RX credit */
425 } __packed /* LOG_ERROR_TABLE_API_S_VER_3 */;
426
427 /*
428 * UMAC error struct - relevant starting from family 8000 chip.
429 * Note: This structure is read from the device with IO accesses,
430 * and the reading already does the endian conversion. As it is
431 * read with u32-sized accesses, any members with a different size
432 * need to be ordered correctly though!
433 */
434 struct iwl_umac_error_event_table {
435 u32 valid; /* (nonzero) valid, (0) log is empty */
436 u32 error_id; /* type of error */
437 u32 blink1; /* branch link */
438 u32 blink2; /* branch link */
439 u32 ilink1; /* interrupt link */
440 u32 ilink2; /* interrupt link */
441 u32 data1; /* error-specific data */
442 u32 data2; /* error-specific data */
443 u32 data3; /* error-specific data */
444 u32 umac_major;
445 u32 umac_minor;
446 u32 frame_pointer; /* core register 27*/
447 u32 stack_pointer; /* core register 28 */
448 u32 cmd_header; /* latest host cmd sent to UMAC */
449 u32 nic_isr_pref; /* ISR status register */
450 } __packed;
451
452 #define ERROR_START_OFFSET (1 * sizeof(u32))
453 #define ERROR_ELEM_SIZE (7 * sizeof(u32))
454
455 static void iwl_mvm_dump_umac_error_log(struct iwl_mvm *mvm)
456 {
457 struct iwl_trans *trans = mvm->trans;
458 struct iwl_umac_error_event_table table;
459 u32 base;
460
461 base = mvm->umac_error_event_table;
462
463 if (base < 0x800000) {
464 IWL_ERR(mvm,
465 "Not valid error log pointer 0x%08X for %s uCode\n",
466 base,
467 (mvm->cur_ucode == IWL_UCODE_INIT)
468 ? "Init" : "RT");
469 return;
470 }
471
472 iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table));
473
474 if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
475 IWL_ERR(trans, "Start IWL Error Log Dump:\n");
476 IWL_ERR(trans, "Status: 0x%08lX, count: %d\n",
477 mvm->status, table.valid);
478 }
479
480 IWL_ERR(mvm, "0x%08X | %s\n", table.error_id,
481 desc_lookup(table.error_id));
482 IWL_ERR(mvm, "0x%08X | umac branchlink1\n", table.blink1);
483 IWL_ERR(mvm, "0x%08X | umac branchlink2\n", table.blink2);
484 IWL_ERR(mvm, "0x%08X | umac interruptlink1\n", table.ilink1);
485 IWL_ERR(mvm, "0x%08X | umac interruptlink2\n", table.ilink2);
486 IWL_ERR(mvm, "0x%08X | umac data1\n", table.data1);
487 IWL_ERR(mvm, "0x%08X | umac data2\n", table.data2);
488 IWL_ERR(mvm, "0x%08X | umac data3\n", table.data3);
489 IWL_ERR(mvm, "0x%08X | umac major\n", table.umac_major);
490 IWL_ERR(mvm, "0x%08X | umac minor\n", table.umac_minor);
491 IWL_ERR(mvm, "0x%08X | frame pointer\n", table.frame_pointer);
492 IWL_ERR(mvm, "0x%08X | stack pointer\n", table.stack_pointer);
493 IWL_ERR(mvm, "0x%08X | last host cmd\n", table.cmd_header);
494 IWL_ERR(mvm, "0x%08X | isr status reg\n", table.nic_isr_pref);
495 }
496
497 static void iwl_mvm_dump_lmac_error_log(struct iwl_mvm *mvm, u32 base)
498 {
499 struct iwl_trans *trans = mvm->trans;
500 struct iwl_error_event_table table;
501 u32 val;
502
503 if (mvm->cur_ucode == IWL_UCODE_INIT) {
504 if (!base)
505 base = mvm->fw->init_errlog_ptr;
506 } else {
507 if (!base)
508 base = mvm->fw->inst_errlog_ptr;
509 }
510
511 if (base < 0x400000) {
512 IWL_ERR(mvm,
513 "Not valid error log pointer 0x%08X for %s uCode\n",
514 base,
515 (mvm->cur_ucode == IWL_UCODE_INIT)
516 ? "Init" : "RT");
517 return;
518 }
519
520 /* check if there is a HW error */
521 val = iwl_trans_read_mem32(trans, base);
522 if (((val & ~0xf) == 0xa5a5a5a0) || ((val & ~0xf) == 0x5a5a5a50)) {
523 int err;
524
525 IWL_ERR(trans, "HW error, resetting before reading\n");
526
527 /* reset the device */
528 iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
529 usleep_range(5000, 6000);
530
531 /* set INIT_DONE flag */
532 iwl_set_bit(trans, CSR_GP_CNTRL,
533 CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
534
535 /* and wait for clock stabilization */
536 if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
537 udelay(2);
538
539 err = iwl_poll_bit(trans, CSR_GP_CNTRL,
540 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
541 CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
542 25000);
543 if (err < 0) {
544 IWL_DEBUG_INFO(trans,
545 "Failed to reset the card for the dump\n");
546 return;
547 }
548 }
549
550 iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table));
551
552 if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
553 IWL_ERR(trans, "Start IWL Error Log Dump:\n");
554 IWL_ERR(trans, "Status: 0x%08lX, count: %d\n",
555 mvm->status, table.valid);
556 }
557
558 /* Do not change this output - scripts rely on it */
559
560 IWL_ERR(mvm, "Loaded firmware version: %s\n", mvm->fw->fw_version);
561
562 trace_iwlwifi_dev_ucode_error(trans->dev, table.error_id, table.tsf_low,
563 table.data1, table.data2, table.data3,
564 table.blink2, table.ilink1,
565 table.ilink2, table.bcon_time, table.gp1,
566 table.gp2, table.fw_rev_type, table.major,
567 table.minor, table.hw_ver, table.brd_ver);
568 IWL_ERR(mvm, "0x%08X | %-28s\n", table.error_id,
569 desc_lookup(table.error_id));
570 IWL_ERR(mvm, "0x%08X | trm_hw_status0\n", table.trm_hw_status0);
571 IWL_ERR(mvm, "0x%08X | trm_hw_status1\n", table.trm_hw_status1);
572 IWL_ERR(mvm, "0x%08X | branchlink2\n", table.blink2);
573 IWL_ERR(mvm, "0x%08X | interruptlink1\n", table.ilink1);
574 IWL_ERR(mvm, "0x%08X | interruptlink2\n", table.ilink2);
575 IWL_ERR(mvm, "0x%08X | data1\n", table.data1);
576 IWL_ERR(mvm, "0x%08X | data2\n", table.data2);
577 IWL_ERR(mvm, "0x%08X | data3\n", table.data3);
578 IWL_ERR(mvm, "0x%08X | beacon time\n", table.bcon_time);
579 IWL_ERR(mvm, "0x%08X | tsf low\n", table.tsf_low);
580 IWL_ERR(mvm, "0x%08X | tsf hi\n", table.tsf_hi);
581 IWL_ERR(mvm, "0x%08X | time gp1\n", table.gp1);
582 IWL_ERR(mvm, "0x%08X | time gp2\n", table.gp2);
583 IWL_ERR(mvm, "0x%08X | uCode revision type\n", table.fw_rev_type);
584 IWL_ERR(mvm, "0x%08X | uCode version major\n", table.major);
585 IWL_ERR(mvm, "0x%08X | uCode version minor\n", table.minor);
586 IWL_ERR(mvm, "0x%08X | hw version\n", table.hw_ver);
587 IWL_ERR(mvm, "0x%08X | board version\n", table.brd_ver);
588 IWL_ERR(mvm, "0x%08X | hcmd\n", table.hcmd);
589 IWL_ERR(mvm, "0x%08X | isr0\n", table.isr0);
590 IWL_ERR(mvm, "0x%08X | isr1\n", table.isr1);
591 IWL_ERR(mvm, "0x%08X | isr2\n", table.isr2);
592 IWL_ERR(mvm, "0x%08X | isr3\n", table.isr3);
593 IWL_ERR(mvm, "0x%08X | isr4\n", table.isr4);
594 IWL_ERR(mvm, "0x%08X | last cmd Id\n", table.last_cmd_id);
595 IWL_ERR(mvm, "0x%08X | wait_event\n", table.wait_event);
596 IWL_ERR(mvm, "0x%08X | l2p_control\n", table.l2p_control);
597 IWL_ERR(mvm, "0x%08X | l2p_duration\n", table.l2p_duration);
598 IWL_ERR(mvm, "0x%08X | l2p_mhvalid\n", table.l2p_mhvalid);
599 IWL_ERR(mvm, "0x%08X | l2p_addr_match\n", table.l2p_addr_match);
600 IWL_ERR(mvm, "0x%08X | lmpm_pmg_sel\n", table.lmpm_pmg_sel);
601 IWL_ERR(mvm, "0x%08X | timestamp\n", table.u_timestamp);
602 IWL_ERR(mvm, "0x%08X | flow_handler\n", table.flow_handler);
603 }
604
605 void iwl_mvm_dump_nic_error_log(struct iwl_mvm *mvm)
606 {
607 iwl_mvm_dump_lmac_error_log(mvm, mvm->error_event_table[0]);
608
609 if (mvm->error_event_table[1])
610 iwl_mvm_dump_lmac_error_log(mvm, mvm->error_event_table[1]);
611
612 if (mvm->support_umac_log)
613 iwl_mvm_dump_umac_error_log(mvm);
614 }
615
616 int iwl_mvm_find_free_queue(struct iwl_mvm *mvm, u8 sta_id, u8 minq, u8 maxq)
617 {
618 int i;
619
620 lockdep_assert_held(&mvm->queue_info_lock);
621
622 /* This should not be hit with new TX path */
623 if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
624 return -ENOSPC;
625
626 /* Start by looking for a free queue */
627 for (i = minq; i <= maxq; i++)
628 if (mvm->queue_info[i].hw_queue_refcount == 0 &&
629 mvm->queue_info[i].status == IWL_MVM_QUEUE_FREE)
630 return i;
631
632 /*
633 * If no free queue found - settle for an inactive one to reconfigure
634 * Make sure that the inactive queue either already belongs to this STA,
635 * or that if it belongs to another one - it isn't the reserved queue
636 */
637 for (i = minq; i <= maxq; i++)
638 if (mvm->queue_info[i].status == IWL_MVM_QUEUE_INACTIVE &&
639 (sta_id == mvm->queue_info[i].ra_sta_id ||
640 !mvm->queue_info[i].reserved))
641 return i;
642
643 return -ENOSPC;
644 }
645
646 int iwl_mvm_reconfig_scd(struct iwl_mvm *mvm, int queue, int fifo, int sta_id,
647 int tid, int frame_limit, u16 ssn)
648 {
649 struct iwl_scd_txq_cfg_cmd cmd = {
650 .scd_queue = queue,
651 .action = SCD_CFG_ENABLE_QUEUE,
652 .window = frame_limit,
653 .sta_id = sta_id,
654 .ssn = cpu_to_le16(ssn),
655 .tx_fifo = fifo,
656 .aggregate = (queue >= IWL_MVM_DQA_MIN_DATA_QUEUE ||
657 queue == IWL_MVM_DQA_BSS_CLIENT_QUEUE),
658 .tid = tid,
659 };
660 int ret;
661
662 if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
663 return -EINVAL;
664
665 spin_lock_bh(&mvm->queue_info_lock);
666 if (WARN(mvm->queue_info[queue].hw_queue_refcount == 0,
667 "Trying to reconfig unallocated queue %d\n", queue)) {
668 spin_unlock_bh(&mvm->queue_info_lock);
669 return -ENXIO;
670 }
671 spin_unlock_bh(&mvm->queue_info_lock);
672
673 IWL_DEBUG_TX_QUEUES(mvm, "Reconfig SCD for TXQ #%d\n", queue);
674
675 ret = iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, 0, sizeof(cmd), &cmd);
676 WARN_ONCE(ret, "Failed to re-configure queue %d on FIFO %d, ret=%d\n",
677 queue, fifo, ret);
678
679 return ret;
680 }
681
682 static bool iwl_mvm_update_txq_mapping(struct iwl_mvm *mvm, int queue,
683 int mac80211_queue, u8 sta_id, u8 tid)
684 {
685 bool enable_queue = true;
686
687 spin_lock_bh(&mvm->queue_info_lock);
688
689 /* Make sure this TID isn't already enabled */
690 if (mvm->queue_info[queue].tid_bitmap & BIT(tid)) {
691 spin_unlock_bh(&mvm->queue_info_lock);
692 IWL_ERR(mvm, "Trying to enable TXQ %d with existing TID %d\n",
693 queue, tid);
694 return false;
695 }
696
697 /* Update mappings and refcounts */
698 if (mvm->queue_info[queue].hw_queue_refcount > 0)
699 enable_queue = false;
700
701 if (mac80211_queue != IEEE80211_INVAL_HW_QUEUE) {
702 WARN(mac80211_queue >=
703 BITS_PER_BYTE * sizeof(mvm->hw_queue_to_mac80211[0]),
704 "cannot track mac80211 queue %d (queue %d, sta %d, tid %d)\n",
705 mac80211_queue, queue, sta_id, tid);
706 mvm->hw_queue_to_mac80211[queue] |= BIT(mac80211_queue);
707 }
708
709 mvm->queue_info[queue].hw_queue_refcount++;
710 mvm->queue_info[queue].tid_bitmap |= BIT(tid);
711 mvm->queue_info[queue].ra_sta_id = sta_id;
712
713 if (enable_queue) {
714 if (tid != IWL_MAX_TID_COUNT)
715 mvm->queue_info[queue].mac80211_ac =
716 tid_to_mac80211_ac[tid];
717 else
718 mvm->queue_info[queue].mac80211_ac = IEEE80211_AC_VO;
719
720 mvm->queue_info[queue].txq_tid = tid;
721 }
722
723 IWL_DEBUG_TX_QUEUES(mvm,
724 "Enabling TXQ #%d refcount=%d (mac80211 map:0x%x)\n",
725 queue, mvm->queue_info[queue].hw_queue_refcount,
726 mvm->hw_queue_to_mac80211[queue]);
727
728 spin_unlock_bh(&mvm->queue_info_lock);
729
730 return enable_queue;
731 }
732
733 int iwl_mvm_tvqm_enable_txq(struct iwl_mvm *mvm, int mac80211_queue,
734 u8 sta_id, u8 tid, unsigned int timeout)
735 {
736 struct iwl_tx_queue_cfg_cmd cmd = {
737 .flags = cpu_to_le16(TX_QUEUE_CFG_ENABLE_QUEUE),
738 .sta_id = sta_id,
739 .tid = tid,
740 };
741 int queue;
742
743 if (cmd.tid == IWL_MAX_TID_COUNT)
744 cmd.tid = IWL_MGMT_TID;
745 queue = iwl_trans_txq_alloc(mvm->trans, (void *)&cmd,
746 SCD_QUEUE_CFG, timeout);
747
748 if (queue < 0) {
749 IWL_DEBUG_TX_QUEUES(mvm,
750 "Failed allocating TXQ for sta %d tid %d, ret: %d\n",
751 sta_id, tid, queue);
752 return queue;
753 }
754
755 IWL_DEBUG_TX_QUEUES(mvm, "Enabling TXQ #%d for sta %d tid %d\n",
756 queue, sta_id, tid);
757
758 mvm->hw_queue_to_mac80211[queue] |= BIT(mac80211_queue);
759 IWL_DEBUG_TX_QUEUES(mvm,
760 "Enabling TXQ #%d (mac80211 map:0x%x)\n",
761 queue, mvm->hw_queue_to_mac80211[queue]);
762
763 return queue;
764 }
765
766 bool iwl_mvm_enable_txq(struct iwl_mvm *mvm, int queue, int mac80211_queue,
767 u16 ssn, const struct iwl_trans_txq_scd_cfg *cfg,
768 unsigned int wdg_timeout)
769 {
770 struct iwl_scd_txq_cfg_cmd cmd = {
771 .scd_queue = queue,
772 .action = SCD_CFG_ENABLE_QUEUE,
773 .window = cfg->frame_limit,
774 .sta_id = cfg->sta_id,
775 .ssn = cpu_to_le16(ssn),
776 .tx_fifo = cfg->fifo,
777 .aggregate = cfg->aggregate,
778 .tid = cfg->tid,
779 };
780 bool inc_ssn;
781
782 if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
783 return false;
784
785 /* Send the enabling command if we need to */
786 if (!iwl_mvm_update_txq_mapping(mvm, queue, mac80211_queue,
787 cfg->sta_id, cfg->tid))
788 return false;
789
790 inc_ssn = iwl_trans_txq_enable_cfg(mvm->trans, queue, ssn,
791 NULL, wdg_timeout);
792 if (inc_ssn)
793 le16_add_cpu(&cmd.ssn, 1);
794
795 WARN(iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, 0, sizeof(cmd), &cmd),
796 "Failed to configure queue %d on FIFO %d\n", queue, cfg->fifo);
797
798 return inc_ssn;
799 }
800
801 int iwl_mvm_disable_txq(struct iwl_mvm *mvm, int queue, int mac80211_queue,
802 u8 tid, u8 flags)
803 {
804 struct iwl_scd_txq_cfg_cmd cmd = {
805 .scd_queue = queue,
806 .action = SCD_CFG_DISABLE_QUEUE,
807 };
808 bool remove_mac_queue = true;
809 int ret;
810
811 if (iwl_mvm_has_new_tx_api(mvm)) {
812 spin_lock_bh(&mvm->queue_info_lock);
813 mvm->hw_queue_to_mac80211[queue] &= ~BIT(mac80211_queue);
814 spin_unlock_bh(&mvm->queue_info_lock);
815
816 iwl_trans_txq_free(mvm->trans, queue);
817
818 return 0;
819 }
820
821 spin_lock_bh(&mvm->queue_info_lock);
822
823 if (WARN_ON(mvm->queue_info[queue].hw_queue_refcount == 0)) {
824 spin_unlock_bh(&mvm->queue_info_lock);
825 return 0;
826 }
827
828 mvm->queue_info[queue].tid_bitmap &= ~BIT(tid);
829
830 /*
831 * If there is another TID with the same AC - don't remove the MAC queue
832 * from the mapping
833 */
834 if (tid < IWL_MAX_TID_COUNT) {
835 unsigned long tid_bitmap =
836 mvm->queue_info[queue].tid_bitmap;
837 int ac = tid_to_mac80211_ac[tid];
838 int i;
839
840 for_each_set_bit(i, &tid_bitmap, IWL_MAX_TID_COUNT) {
841 if (tid_to_mac80211_ac[i] == ac)
842 remove_mac_queue = false;
843 }
844 }
845
846 if (remove_mac_queue)
847 mvm->hw_queue_to_mac80211[queue] &=
848 ~BIT(mac80211_queue);
849 mvm->queue_info[queue].hw_queue_refcount--;
850
851 cmd.action = mvm->queue_info[queue].hw_queue_refcount ?
852 SCD_CFG_ENABLE_QUEUE : SCD_CFG_DISABLE_QUEUE;
853 if (cmd.action == SCD_CFG_DISABLE_QUEUE)
854 mvm->queue_info[queue].status = IWL_MVM_QUEUE_FREE;
855
856 IWL_DEBUG_TX_QUEUES(mvm,
857 "Disabling TXQ #%d refcount=%d (mac80211 map:0x%x)\n",
858 queue,
859 mvm->queue_info[queue].hw_queue_refcount,
860 mvm->hw_queue_to_mac80211[queue]);
861
862 /* If the queue is still enabled - nothing left to do in this func */
863 if (cmd.action == SCD_CFG_ENABLE_QUEUE) {
864 spin_unlock_bh(&mvm->queue_info_lock);
865 return 0;
866 }
867
868 cmd.sta_id = mvm->queue_info[queue].ra_sta_id;
869 cmd.tid = mvm->queue_info[queue].txq_tid;
870
871 /* Make sure queue info is correct even though we overwrite it */
872 WARN(mvm->queue_info[queue].hw_queue_refcount ||
873 mvm->queue_info[queue].tid_bitmap ||
874 mvm->hw_queue_to_mac80211[queue],
875 "TXQ #%d info out-of-sync - refcount=%d, mac map=0x%x, tid=0x%x\n",
876 queue, mvm->queue_info[queue].hw_queue_refcount,
877 mvm->hw_queue_to_mac80211[queue],
878 mvm->queue_info[queue].tid_bitmap);
879
880 /* If we are here - the queue is freed and we can zero out these vals */
881 mvm->queue_info[queue].hw_queue_refcount = 0;
882 mvm->queue_info[queue].tid_bitmap = 0;
883 mvm->hw_queue_to_mac80211[queue] = 0;
884
885 /* Regardless if this is a reserved TXQ for a STA - mark it as false */
886 mvm->queue_info[queue].reserved = false;
887
888 spin_unlock_bh(&mvm->queue_info_lock);
889
890 iwl_trans_txq_disable(mvm->trans, queue, false);
891 ret = iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, flags,
892 sizeof(struct iwl_scd_txq_cfg_cmd), &cmd);
893
894 if (ret)
895 IWL_ERR(mvm, "Failed to disable queue %d (ret=%d)\n",
896 queue, ret);
897 return ret;
898 }
899
900 /**
901 * iwl_mvm_send_lq_cmd() - Send link quality command
902 * @init: This command is sent as part of station initialization right
903 * after station has been added.
904 *
905 * The link quality command is sent as the last step of station creation.
906 * This is the special case in which init is set and we call a callback in
907 * this case to clear the state indicating that station creation is in
908 * progress.
909 */
910 int iwl_mvm_send_lq_cmd(struct iwl_mvm *mvm, struct iwl_lq_cmd *lq, bool init)
911 {
912 struct iwl_host_cmd cmd = {
913 .id = LQ_CMD,
914 .len = { sizeof(struct iwl_lq_cmd), },
915 .flags = init ? 0 : CMD_ASYNC,
916 .data = { lq, },
917 };
918
919 if (WARN_ON(lq->sta_id == IWL_MVM_INVALID_STA))
920 return -EINVAL;
921
922 return iwl_mvm_send_cmd(mvm, &cmd);
923 }
924
925 /**
926 * iwl_mvm_update_smps - Get a request to change the SMPS mode
927 * @req_type: The part of the driver who call for a change.
928 * @smps_requests: The request to change the SMPS mode.
929 *
930 * Get a requst to change the SMPS mode,
931 * and change it according to all other requests in the driver.
932 */
933 void iwl_mvm_update_smps(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
934 enum iwl_mvm_smps_type_request req_type,
935 enum ieee80211_smps_mode smps_request)
936 {
937 struct iwl_mvm_vif *mvmvif;
938 enum ieee80211_smps_mode smps_mode;
939 int i;
940
941 lockdep_assert_held(&mvm->mutex);
942
943 /* SMPS is irrelevant for NICs that don't have at least 2 RX antenna */
944 if (num_of_ant(iwl_mvm_get_valid_rx_ant(mvm)) == 1)
945 return;
946
947 if (vif->type == NL80211_IFTYPE_AP)
948 smps_mode = IEEE80211_SMPS_OFF;
949 else
950 smps_mode = IEEE80211_SMPS_AUTOMATIC;
951
952 mvmvif = iwl_mvm_vif_from_mac80211(vif);
953 mvmvif->smps_requests[req_type] = smps_request;
954 for (i = 0; i < NUM_IWL_MVM_SMPS_REQ; i++) {
955 if (mvmvif->smps_requests[i] == IEEE80211_SMPS_STATIC) {
956 smps_mode = IEEE80211_SMPS_STATIC;
957 break;
958 }
959 if (mvmvif->smps_requests[i] == IEEE80211_SMPS_DYNAMIC)
960 smps_mode = IEEE80211_SMPS_DYNAMIC;
961 }
962
963 ieee80211_request_smps(vif, smps_mode);
964 }
965
966 int iwl_mvm_request_statistics(struct iwl_mvm *mvm, bool clear)
967 {
968 struct iwl_statistics_cmd scmd = {
969 .flags = clear ? cpu_to_le32(IWL_STATISTICS_FLG_CLEAR) : 0,
970 };
971 struct iwl_host_cmd cmd = {
972 .id = STATISTICS_CMD,
973 .len[0] = sizeof(scmd),
974 .data[0] = &scmd,
975 .flags = CMD_WANT_SKB,
976 };
977 int ret;
978
979 ret = iwl_mvm_send_cmd(mvm, &cmd);
980 if (ret)
981 return ret;
982
983 iwl_mvm_handle_rx_statistics(mvm, cmd.resp_pkt);
984 iwl_free_resp(&cmd);
985
986 if (clear)
987 iwl_mvm_accu_radio_stats(mvm);
988
989 return 0;
990 }
991
992 void iwl_mvm_accu_radio_stats(struct iwl_mvm *mvm)
993 {
994 mvm->accu_radio_stats.rx_time += mvm->radio_stats.rx_time;
995 mvm->accu_radio_stats.tx_time += mvm->radio_stats.tx_time;
996 mvm->accu_radio_stats.on_time_rf += mvm->radio_stats.on_time_rf;
997 mvm->accu_radio_stats.on_time_scan += mvm->radio_stats.on_time_scan;
998 }
999
1000 static void iwl_mvm_diversity_iter(void *_data, u8 *mac,
1001 struct ieee80211_vif *vif)
1002 {
1003 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
1004 bool *result = _data;
1005 int i;
1006
1007 for (i = 0; i < NUM_IWL_MVM_SMPS_REQ; i++) {
1008 if (mvmvif->smps_requests[i] == IEEE80211_SMPS_STATIC ||
1009 mvmvif->smps_requests[i] == IEEE80211_SMPS_DYNAMIC)
1010 *result = false;
1011 }
1012 }
1013
1014 bool iwl_mvm_rx_diversity_allowed(struct iwl_mvm *mvm)
1015 {
1016 bool result = true;
1017
1018 lockdep_assert_held(&mvm->mutex);
1019
1020 if (num_of_ant(iwl_mvm_get_valid_rx_ant(mvm)) == 1)
1021 return false;
1022
1023 if (mvm->cfg->rx_with_siso_diversity)
1024 return false;
1025
1026 ieee80211_iterate_active_interfaces_atomic(
1027 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
1028 iwl_mvm_diversity_iter, &result);
1029
1030 return result;
1031 }
1032
1033 int iwl_mvm_update_low_latency(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
1034 bool prev)
1035 {
1036 struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
1037 int res;
1038
1039 lockdep_assert_held(&mvm->mutex);
1040
1041 if (iwl_mvm_vif_low_latency(mvmvif) == prev)
1042 return 0;
1043
1044 res = iwl_mvm_update_quotas(mvm, false, NULL);
1045 if (res)
1046 return res;
1047
1048 iwl_mvm_bt_coex_vif_change(mvm);
1049
1050 return iwl_mvm_power_update_mac(mvm);
1051 }
1052
1053 static void iwl_mvm_ll_iter(void *_data, u8 *mac, struct ieee80211_vif *vif)
1054 {
1055 bool *result = _data;
1056
1057 if (iwl_mvm_vif_low_latency(iwl_mvm_vif_from_mac80211(vif)))
1058 *result = true;
1059 }
1060
1061 bool iwl_mvm_low_latency(struct iwl_mvm *mvm)
1062 {
1063 bool result = false;
1064
1065 ieee80211_iterate_active_interfaces_atomic(
1066 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
1067 iwl_mvm_ll_iter, &result);
1068
1069 return result;
1070 }
1071
1072 struct iwl_bss_iter_data {
1073 struct ieee80211_vif *vif;
1074 bool error;
1075 };
1076
1077 static void iwl_mvm_bss_iface_iterator(void *_data, u8 *mac,
1078 struct ieee80211_vif *vif)
1079 {
1080 struct iwl_bss_iter_data *data = _data;
1081
1082 if (vif->type != NL80211_IFTYPE_STATION || vif->p2p)
1083 return;
1084
1085 if (data->vif) {
1086 data->error = true;
1087 return;
1088 }
1089
1090 data->vif = vif;
1091 }
1092
1093 struct ieee80211_vif *iwl_mvm_get_bss_vif(struct iwl_mvm *mvm)
1094 {
1095 struct iwl_bss_iter_data bss_iter_data = {};
1096
1097 ieee80211_iterate_active_interfaces_atomic(
1098 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
1099 iwl_mvm_bss_iface_iterator, &bss_iter_data);
1100
1101 if (bss_iter_data.error) {
1102 IWL_ERR(mvm, "More than one managed interface active!\n");
1103 return ERR_PTR(-EINVAL);
1104 }
1105
1106 return bss_iter_data.vif;
1107 }
1108
1109 struct iwl_sta_iter_data {
1110 bool assoc;
1111 };
1112
1113 static void iwl_mvm_sta_iface_iterator(void *_data, u8 *mac,
1114 struct ieee80211_vif *vif)
1115 {
1116 struct iwl_sta_iter_data *data = _data;
1117
1118 if (vif->type != NL80211_IFTYPE_STATION)
1119 return;
1120
1121 if (vif->bss_conf.assoc)
1122 data->assoc = true;
1123 }
1124
1125 bool iwl_mvm_is_vif_assoc(struct iwl_mvm *mvm)
1126 {
1127 struct iwl_sta_iter_data data = {
1128 .assoc = false,
1129 };
1130
1131 ieee80211_iterate_active_interfaces_atomic(mvm->hw,
1132 IEEE80211_IFACE_ITER_NORMAL,
1133 iwl_mvm_sta_iface_iterator,
1134 &data);
1135 return data.assoc;
1136 }
1137
1138 unsigned int iwl_mvm_get_wd_timeout(struct iwl_mvm *mvm,
1139 struct ieee80211_vif *vif,
1140 bool tdls, bool cmd_q)
1141 {
1142 struct iwl_fw_dbg_trigger_tlv *trigger;
1143 struct iwl_fw_dbg_trigger_txq_timer *txq_timer;
1144 unsigned int default_timeout =
1145 cmd_q ? IWL_DEF_WD_TIMEOUT : mvm->cfg->base_params->wd_timeout;
1146
1147 if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_TXQ_TIMERS))
1148 return iwlmvm_mod_params.tfd_q_hang_detect ?
1149 default_timeout : IWL_WATCHDOG_DISABLED;
1150
1151 trigger = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_TXQ_TIMERS);
1152 txq_timer = (void *)trigger->data;
1153
1154 if (tdls)
1155 return le32_to_cpu(txq_timer->tdls);
1156
1157 if (cmd_q)
1158 return le32_to_cpu(txq_timer->command_queue);
1159
1160 if (WARN_ON(!vif))
1161 return default_timeout;
1162
1163 switch (ieee80211_vif_type_p2p(vif)) {
1164 case NL80211_IFTYPE_ADHOC:
1165 return le32_to_cpu(txq_timer->ibss);
1166 case NL80211_IFTYPE_STATION:
1167 return le32_to_cpu(txq_timer->bss);
1168 case NL80211_IFTYPE_AP:
1169 return le32_to_cpu(txq_timer->softap);
1170 case NL80211_IFTYPE_P2P_CLIENT:
1171 return le32_to_cpu(txq_timer->p2p_client);
1172 case NL80211_IFTYPE_P2P_GO:
1173 return le32_to_cpu(txq_timer->p2p_go);
1174 case NL80211_IFTYPE_P2P_DEVICE:
1175 return le32_to_cpu(txq_timer->p2p_device);
1176 default:
1177 WARN_ON(1);
1178 return mvm->cfg->base_params->wd_timeout;
1179 }
1180 }
1181
1182 void iwl_mvm_connection_loss(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
1183 const char *errmsg)
1184 {
1185 struct iwl_fw_dbg_trigger_tlv *trig;
1186 struct iwl_fw_dbg_trigger_mlme *trig_mlme;
1187
1188 if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_MLME))
1189 goto out;
1190
1191 trig = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_MLME);
1192 trig_mlme = (void *)trig->data;
1193 if (!iwl_fw_dbg_trigger_check_stop(mvm, vif, trig))
1194 goto out;
1195
1196 if (trig_mlme->stop_connection_loss &&
1197 --trig_mlme->stop_connection_loss)
1198 goto out;
1199
1200 iwl_mvm_fw_dbg_collect_trig(mvm, trig, "%s", errmsg);
1201
1202 out:
1203 ieee80211_connection_loss(vif);
1204 }
1205
1206 /*
1207 * Remove inactive TIDs of a given queue.
1208 * If all queue TIDs are inactive - mark the queue as inactive
1209 * If only some the queue TIDs are inactive - unmap them from the queue
1210 */
1211 static void iwl_mvm_remove_inactive_tids(struct iwl_mvm *mvm,
1212 struct iwl_mvm_sta *mvmsta, int queue,
1213 unsigned long tid_bitmap)
1214 {
1215 int tid;
1216
1217 lockdep_assert_held(&mvmsta->lock);
1218 lockdep_assert_held(&mvm->queue_info_lock);
1219
1220 if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
1221 return;
1222
1223 /* Go over all non-active TIDs, incl. IWL_MAX_TID_COUNT (for mgmt) */
1224 for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
1225 /* If some TFDs are still queued - don't mark TID as inactive */
1226 if (iwl_mvm_tid_queued(mvm, &mvmsta->tid_data[tid]))
1227 tid_bitmap &= ~BIT(tid);
1228
1229 /* Don't mark as inactive any TID that has an active BA */
1230 if (mvmsta->tid_data[tid].state != IWL_AGG_OFF)
1231 tid_bitmap &= ~BIT(tid);
1232 }
1233
1234 /* If all TIDs in the queue are inactive - mark queue as inactive. */
1235 if (tid_bitmap == mvm->queue_info[queue].tid_bitmap) {
1236 mvm->queue_info[queue].status = IWL_MVM_QUEUE_INACTIVE;
1237
1238 for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1)
1239 mvmsta->tid_data[tid].is_tid_active = false;
1240
1241 IWL_DEBUG_TX_QUEUES(mvm, "Queue %d marked as inactive\n",
1242 queue);
1243 return;
1244 }
1245
1246 /*
1247 * If we are here, this is a shared queue and not all TIDs timed-out.
1248 * Remove the ones that did.
1249 */
1250 for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
1251 int mac_queue = mvmsta->vif->hw_queue[tid_to_mac80211_ac[tid]];
1252
1253 mvmsta->tid_data[tid].txq_id = IWL_MVM_INVALID_QUEUE;
1254 mvm->hw_queue_to_mac80211[queue] &= ~BIT(mac_queue);
1255 mvm->queue_info[queue].hw_queue_refcount--;
1256 mvm->queue_info[queue].tid_bitmap &= ~BIT(tid);
1257 mvmsta->tid_data[tid].is_tid_active = false;
1258
1259 IWL_DEBUG_TX_QUEUES(mvm,
1260 "Removing inactive TID %d from shared Q:%d\n",
1261 tid, queue);
1262 }
1263
1264 IWL_DEBUG_TX_QUEUES(mvm,
1265 "TXQ #%d left with tid bitmap 0x%x\n", queue,
1266 mvm->queue_info[queue].tid_bitmap);
1267
1268 /*
1269 * There may be different TIDs with the same mac queues, so make
1270 * sure all TIDs have existing corresponding mac queues enabled
1271 */
1272 tid_bitmap = mvm->queue_info[queue].tid_bitmap;
1273 for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
1274 mvm->hw_queue_to_mac80211[queue] |=
1275 BIT(mvmsta->vif->hw_queue[tid_to_mac80211_ac[tid]]);
1276 }
1277
1278 /* If the queue is marked as shared - "unshare" it */
1279 if (mvm->queue_info[queue].hw_queue_refcount == 1 &&
1280 mvm->queue_info[queue].status == IWL_MVM_QUEUE_SHARED) {
1281 mvm->queue_info[queue].status = IWL_MVM_QUEUE_RECONFIGURING;
1282 IWL_DEBUG_TX_QUEUES(mvm, "Marking Q:%d for reconfig\n",
1283 queue);
1284 }
1285 }
1286
1287 void iwl_mvm_inactivity_check(struct iwl_mvm *mvm)
1288 {
1289 unsigned long timeout_queues_map = 0;
1290 unsigned long now = jiffies;
1291 int i;
1292
1293 if (iwl_mvm_has_new_tx_api(mvm))
1294 return;
1295
1296 spin_lock_bh(&mvm->queue_info_lock);
1297 for (i = 0; i < IWL_MAX_HW_QUEUES; i++)
1298 if (mvm->queue_info[i].hw_queue_refcount > 0)
1299 timeout_queues_map |= BIT(i);
1300 spin_unlock_bh(&mvm->queue_info_lock);
1301
1302 rcu_read_lock();
1303
1304 /*
1305 * If a queue time outs - mark it as INACTIVE (don't remove right away
1306 * if we don't have to.) This is an optimization in case traffic comes
1307 * later, and we don't HAVE to use a currently-inactive queue
1308 */
1309 for_each_set_bit(i, &timeout_queues_map, IWL_MAX_HW_QUEUES) {
1310 struct ieee80211_sta *sta;
1311 struct iwl_mvm_sta *mvmsta;
1312 u8 sta_id;
1313 int tid;
1314 unsigned long inactive_tid_bitmap = 0;
1315 unsigned long queue_tid_bitmap;
1316
1317 spin_lock_bh(&mvm->queue_info_lock);
1318 queue_tid_bitmap = mvm->queue_info[i].tid_bitmap;
1319
1320 /* If TXQ isn't in active use anyway - nothing to do here... */
1321 if (mvm->queue_info[i].status != IWL_MVM_QUEUE_READY &&
1322 mvm->queue_info[i].status != IWL_MVM_QUEUE_SHARED) {
1323 spin_unlock_bh(&mvm->queue_info_lock);
1324 continue;
1325 }
1326
1327 /* Check to see if there are inactive TIDs on this queue */
1328 for_each_set_bit(tid, &queue_tid_bitmap,
1329 IWL_MAX_TID_COUNT + 1) {
1330 if (time_after(mvm->queue_info[i].last_frame_time[tid] +
1331 IWL_MVM_DQA_QUEUE_TIMEOUT, now))
1332 continue;
1333
1334 inactive_tid_bitmap |= BIT(tid);
1335 }
1336 spin_unlock_bh(&mvm->queue_info_lock);
1337
1338 /* If all TIDs are active - finish check on this queue */
1339 if (!inactive_tid_bitmap)
1340 continue;
1341
1342 /*
1343 * If we are here - the queue hadn't been served recently and is
1344 * in use
1345 */
1346
1347 sta_id = mvm->queue_info[i].ra_sta_id;
1348 sta = rcu_dereference(mvm->fw_id_to_mac_id[sta_id]);
1349
1350 /*
1351 * If the STA doesn't exist anymore, it isn't an error. It could
1352 * be that it was removed since getting the queues, and in this
1353 * case it should've inactivated its queues anyway.
1354 */
1355 if (IS_ERR_OR_NULL(sta))
1356 continue;
1357
1358 mvmsta = iwl_mvm_sta_from_mac80211(sta);
1359
1360 spin_lock_bh(&mvmsta->lock);
1361 spin_lock(&mvm->queue_info_lock);
1362 iwl_mvm_remove_inactive_tids(mvm, mvmsta, i,
1363 inactive_tid_bitmap);
1364 spin_unlock(&mvm->queue_info_lock);
1365 spin_unlock_bh(&mvmsta->lock);
1366 }
1367
1368 rcu_read_unlock();
1369 }
1370
1371 void iwl_mvm_get_sync_time(struct iwl_mvm *mvm, u32 *gp2, u64 *boottime)
1372 {
1373 bool ps_disabled;
1374
1375 lockdep_assert_held(&mvm->mutex);
1376
1377 /* Disable power save when reading GP2 */
1378 ps_disabled = mvm->ps_disabled;
1379 if (!ps_disabled) {
1380 mvm->ps_disabled = true;
1381 iwl_mvm_power_update_device(mvm);
1382 }
1383
1384 *gp2 = iwl_read_prph(mvm->trans, DEVICE_SYSTEM_TIME_REG);
1385 *boottime = ktime_get_boot_ns();
1386
1387 if (!ps_disabled) {
1388 mvm->ps_disabled = ps_disabled;
1389 iwl_mvm_power_update_device(mvm);
1390 }
1391 }
1392
1393 int iwl_mvm_send_lqm_cmd(struct ieee80211_vif *vif,
1394 enum iwl_lqm_cmd_operatrions operation,
1395 u32 duration, u32 timeout)
1396 {
1397 struct iwl_mvm_vif *mvm_vif = iwl_mvm_vif_from_mac80211(vif);
1398 struct iwl_link_qual_msrmnt_cmd cmd = {
1399 .cmd_operation = cpu_to_le32(operation),
1400 .mac_id = cpu_to_le32(mvm_vif->id),
1401 .measurement_time = cpu_to_le32(duration),
1402 .timeout = cpu_to_le32(timeout),
1403 };
1404 u32 cmdid =
1405 iwl_cmd_id(LINK_QUALITY_MEASUREMENT_CMD, MAC_CONF_GROUP, 0);
1406 int ret;
1407
1408 if (!fw_has_capa(&mvm_vif->mvm->fw->ucode_capa,
1409 IWL_UCODE_TLV_CAPA_LQM_SUPPORT))
1410 return -EOPNOTSUPP;
1411
1412 if (vif->type != NL80211_IFTYPE_STATION || vif->p2p)
1413 return -EINVAL;
1414
1415 switch (operation) {
1416 case LQM_CMD_OPERATION_START_MEASUREMENT:
1417 if (iwl_mvm_lqm_active(mvm_vif->mvm))
1418 return -EBUSY;
1419 if (!vif->bss_conf.assoc)
1420 return -EINVAL;
1421 mvm_vif->lqm_active = true;
1422 break;
1423 case LQM_CMD_OPERATION_STOP_MEASUREMENT:
1424 if (!iwl_mvm_lqm_active(mvm_vif->mvm))
1425 return -EINVAL;
1426 break;
1427 default:
1428 return -EINVAL;
1429 }
1430
1431 ret = iwl_mvm_send_cmd_pdu(mvm_vif->mvm, cmdid, 0, sizeof(cmd),
1432 &cmd);
1433
1434 /* command failed - roll back lqm_active state */
1435 if (ret) {
1436 mvm_vif->lqm_active =
1437 operation == LQM_CMD_OPERATION_STOP_MEASUREMENT;
1438 }
1439
1440 return ret;
1441 }
1442
1443 static void iwl_mvm_lqm_active_iterator(void *_data, u8 *mac,
1444 struct ieee80211_vif *vif)
1445 {
1446 struct iwl_mvm_vif *mvm_vif = iwl_mvm_vif_from_mac80211(vif);
1447 bool *lqm_active = _data;
1448
1449 *lqm_active = *lqm_active || mvm_vif->lqm_active;
1450 }
1451
1452 bool iwl_mvm_lqm_active(struct iwl_mvm *mvm)
1453 {
1454 bool ret = false;
1455
1456 lockdep_assert_held(&mvm->mutex);
1457 ieee80211_iterate_active_interfaces_atomic(
1458 mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
1459 iwl_mvm_lqm_active_iterator, &ret);
1460
1461 return ret;
1462 }