]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - drivers/pcmcia/yenta_socket.c
Merge head 'drm-3264' of master.kernel.org:/pub/scm/linux/kernel/git/airlied/drm-2.6
[mirror_ubuntu-bionic-kernel.git] / drivers / pcmcia / yenta_socket.c
1 /*
2 * Regular cardbus driver ("yenta_socket")
3 *
4 * (C) Copyright 1999, 2000 Linus Torvalds
5 *
6 * Changelog:
7 * Aug 2002: Manfred Spraul <manfred@colorfullife.com>
8 * Dynamically adjust the size of the bridge resource
9 *
10 * May 2003: Dominik Brodowski <linux@brodo.de>
11 * Merge pci_socket.c and yenta.c into one file
12 */
13 #include <linux/init.h>
14 #include <linux/pci.h>
15 #include <linux/sched.h>
16 #include <linux/workqueue.h>
17 #include <linux/interrupt.h>
18 #include <linux/delay.h>
19 #include <linux/module.h>
20
21 #include <pcmcia/cs_types.h>
22 #include <pcmcia/ss.h>
23 #include <pcmcia/cs.h>
24
25 #include <asm/io.h>
26
27 #include "yenta_socket.h"
28 #include "i82365.h"
29
30 static int disable_clkrun;
31 module_param(disable_clkrun, bool, 0444);
32 MODULE_PARM_DESC(disable_clkrun, "If PC card doesn't function properly, please try this option");
33
34 static int isa_probe = 1;
35 module_param(isa_probe, bool, 0444);
36 MODULE_PARM_DESC(isa_probe, "If set ISA interrupts are probed (default). Set to N to disable probing");
37
38 static int pwr_irqs_off;
39 module_param(pwr_irqs_off, bool, 0644);
40 MODULE_PARM_DESC(pwr_irqs_off, "Force IRQs off during power-on of slot. Use only when seeing IRQ storms!");
41
42 #if 0
43 #define debug(x,args...) printk(KERN_DEBUG "%s: " x, __func__ , ##args)
44 #else
45 #define debug(x,args...)
46 #endif
47
48 /* Don't ask.. */
49 #define to_cycles(ns) ((ns)/120)
50 #define to_ns(cycles) ((cycles)*120)
51
52 static int yenta_probe_cb_irq(struct yenta_socket *socket);
53
54
55 static unsigned int override_bios;
56 module_param(override_bios, uint, 0000);
57 MODULE_PARM_DESC (override_bios, "yenta ignore bios resource allocation");
58
59 /*
60 * Generate easy-to-use ways of reading a cardbus sockets
61 * regular memory space ("cb_xxx"), configuration space
62 * ("config_xxx") and compatibility space ("exca_xxxx")
63 */
64 static inline u32 cb_readl(struct yenta_socket *socket, unsigned reg)
65 {
66 u32 val = readl(socket->base + reg);
67 debug("%p %04x %08x\n", socket, reg, val);
68 return val;
69 }
70
71 static inline void cb_writel(struct yenta_socket *socket, unsigned reg, u32 val)
72 {
73 debug("%p %04x %08x\n", socket, reg, val);
74 writel(val, socket->base + reg);
75 }
76
77 static inline u8 config_readb(struct yenta_socket *socket, unsigned offset)
78 {
79 u8 val;
80 pci_read_config_byte(socket->dev, offset, &val);
81 debug("%p %04x %02x\n", socket, offset, val);
82 return val;
83 }
84
85 static inline u16 config_readw(struct yenta_socket *socket, unsigned offset)
86 {
87 u16 val;
88 pci_read_config_word(socket->dev, offset, &val);
89 debug("%p %04x %04x\n", socket, offset, val);
90 return val;
91 }
92
93 static inline u32 config_readl(struct yenta_socket *socket, unsigned offset)
94 {
95 u32 val;
96 pci_read_config_dword(socket->dev, offset, &val);
97 debug("%p %04x %08x\n", socket, offset, val);
98 return val;
99 }
100
101 static inline void config_writeb(struct yenta_socket *socket, unsigned offset, u8 val)
102 {
103 debug("%p %04x %02x\n", socket, offset, val);
104 pci_write_config_byte(socket->dev, offset, val);
105 }
106
107 static inline void config_writew(struct yenta_socket *socket, unsigned offset, u16 val)
108 {
109 debug("%p %04x %04x\n", socket, offset, val);
110 pci_write_config_word(socket->dev, offset, val);
111 }
112
113 static inline void config_writel(struct yenta_socket *socket, unsigned offset, u32 val)
114 {
115 debug("%p %04x %08x\n", socket, offset, val);
116 pci_write_config_dword(socket->dev, offset, val);
117 }
118
119 static inline u8 exca_readb(struct yenta_socket *socket, unsigned reg)
120 {
121 u8 val = readb(socket->base + 0x800 + reg);
122 debug("%p %04x %02x\n", socket, reg, val);
123 return val;
124 }
125
126 static inline u8 exca_readw(struct yenta_socket *socket, unsigned reg)
127 {
128 u16 val;
129 val = readb(socket->base + 0x800 + reg);
130 val |= readb(socket->base + 0x800 + reg + 1) << 8;
131 debug("%p %04x %04x\n", socket, reg, val);
132 return val;
133 }
134
135 static inline void exca_writeb(struct yenta_socket *socket, unsigned reg, u8 val)
136 {
137 debug("%p %04x %02x\n", socket, reg, val);
138 writeb(val, socket->base + 0x800 + reg);
139 }
140
141 static void exca_writew(struct yenta_socket *socket, unsigned reg, u16 val)
142 {
143 debug("%p %04x %04x\n", socket, reg, val);
144 writeb(val, socket->base + 0x800 + reg);
145 writeb(val >> 8, socket->base + 0x800 + reg + 1);
146 }
147
148 /*
149 * Ugh, mixed-mode cardbus and 16-bit pccard state: things depend
150 * on what kind of card is inserted..
151 */
152 static int yenta_get_status(struct pcmcia_socket *sock, unsigned int *value)
153 {
154 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
155 unsigned int val;
156 u32 state = cb_readl(socket, CB_SOCKET_STATE);
157
158 val = (state & CB_3VCARD) ? SS_3VCARD : 0;
159 val |= (state & CB_XVCARD) ? SS_XVCARD : 0;
160 val |= (state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ? 0 : SS_PENDING;
161 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? SS_PENDING : 0;
162
163
164 if (state & CB_CBCARD) {
165 val |= SS_CARDBUS;
166 val |= (state & CB_CARDSTS) ? SS_STSCHG : 0;
167 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? 0 : SS_DETECT;
168 val |= (state & CB_PWRCYCLE) ? SS_POWERON | SS_READY : 0;
169 } else if (state & CB_16BITCARD) {
170 u8 status = exca_readb(socket, I365_STATUS);
171 val |= ((status & I365_CS_DETECT) == I365_CS_DETECT) ? SS_DETECT : 0;
172 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
173 val |= (status & I365_CS_STSCHG) ? 0 : SS_STSCHG;
174 } else {
175 val |= (status & I365_CS_BVD1) ? 0 : SS_BATDEAD;
176 val |= (status & I365_CS_BVD2) ? 0 : SS_BATWARN;
177 }
178 val |= (status & I365_CS_WRPROT) ? SS_WRPROT : 0;
179 val |= (status & I365_CS_READY) ? SS_READY : 0;
180 val |= (status & I365_CS_POWERON) ? SS_POWERON : 0;
181 }
182
183 *value = val;
184 return 0;
185 }
186
187 static int yenta_Vcc_power(u32 control)
188 {
189 switch (control & CB_SC_VCC_MASK) {
190 case CB_SC_VCC_5V: return 50;
191 case CB_SC_VCC_3V: return 33;
192 default: return 0;
193 }
194 }
195
196 static int yenta_Vpp_power(u32 control)
197 {
198 switch (control & CB_SC_VPP_MASK) {
199 case CB_SC_VPP_12V: return 120;
200 case CB_SC_VPP_5V: return 50;
201 case CB_SC_VPP_3V: return 33;
202 default: return 0;
203 }
204 }
205
206 static int yenta_get_socket(struct pcmcia_socket *sock, socket_state_t *state)
207 {
208 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
209 u8 reg;
210 u32 control;
211
212 control = cb_readl(socket, CB_SOCKET_CONTROL);
213
214 state->Vcc = yenta_Vcc_power(control);
215 state->Vpp = yenta_Vpp_power(control);
216 state->io_irq = socket->io_irq;
217
218 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
219 u16 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
220 if (bridge & CB_BRIDGE_CRST)
221 state->flags |= SS_RESET;
222 return 0;
223 }
224
225 /* 16-bit card state.. */
226 reg = exca_readb(socket, I365_POWER);
227 state->flags = (reg & I365_PWR_AUTO) ? SS_PWR_AUTO : 0;
228 state->flags |= (reg & I365_PWR_OUT) ? SS_OUTPUT_ENA : 0;
229
230 reg = exca_readb(socket, I365_INTCTL);
231 state->flags |= (reg & I365_PC_RESET) ? 0 : SS_RESET;
232 state->flags |= (reg & I365_PC_IOCARD) ? SS_IOCARD : 0;
233
234 reg = exca_readb(socket, I365_CSCINT);
235 state->csc_mask = (reg & I365_CSC_DETECT) ? SS_DETECT : 0;
236 if (state->flags & SS_IOCARD) {
237 state->csc_mask |= (reg & I365_CSC_STSCHG) ? SS_STSCHG : 0;
238 } else {
239 state->csc_mask |= (reg & I365_CSC_BVD1) ? SS_BATDEAD : 0;
240 state->csc_mask |= (reg & I365_CSC_BVD2) ? SS_BATWARN : 0;
241 state->csc_mask |= (reg & I365_CSC_READY) ? SS_READY : 0;
242 }
243
244 return 0;
245 }
246
247 static void yenta_set_power(struct yenta_socket *socket, socket_state_t *state)
248 {
249 u32 reg = 0; /* CB_SC_STPCLK? */
250 switch (state->Vcc) {
251 case 33: reg = CB_SC_VCC_3V; break;
252 case 50: reg = CB_SC_VCC_5V; break;
253 default: reg = 0; break;
254 }
255 switch (state->Vpp) {
256 case 33: reg |= CB_SC_VPP_3V; break;
257 case 50: reg |= CB_SC_VPP_5V; break;
258 case 120: reg |= CB_SC_VPP_12V; break;
259 }
260 if (reg != cb_readl(socket, CB_SOCKET_CONTROL))
261 cb_writel(socket, CB_SOCKET_CONTROL, reg);
262 }
263
264 static int yenta_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
265 {
266 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
267 u16 bridge;
268
269 yenta_set_power(socket, state);
270 socket->io_irq = state->io_irq;
271 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~(CB_BRIDGE_CRST | CB_BRIDGE_INTR);
272 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
273 u8 intr;
274 bridge |= (state->flags & SS_RESET) ? CB_BRIDGE_CRST : 0;
275
276 /* ISA interrupt control? */
277 intr = exca_readb(socket, I365_INTCTL);
278 intr = (intr & ~0xf);
279 if (!socket->cb_irq) {
280 intr |= state->io_irq;
281 bridge |= CB_BRIDGE_INTR;
282 }
283 exca_writeb(socket, I365_INTCTL, intr);
284 } else {
285 u8 reg;
286
287 reg = exca_readb(socket, I365_INTCTL) & (I365_RING_ENA | I365_INTR_ENA);
288 reg |= (state->flags & SS_RESET) ? 0 : I365_PC_RESET;
289 reg |= (state->flags & SS_IOCARD) ? I365_PC_IOCARD : 0;
290 if (state->io_irq != socket->cb_irq) {
291 reg |= state->io_irq;
292 bridge |= CB_BRIDGE_INTR;
293 }
294 exca_writeb(socket, I365_INTCTL, reg);
295
296 reg = exca_readb(socket, I365_POWER) & (I365_VCC_MASK|I365_VPP1_MASK);
297 reg |= I365_PWR_NORESET;
298 if (state->flags & SS_PWR_AUTO) reg |= I365_PWR_AUTO;
299 if (state->flags & SS_OUTPUT_ENA) reg |= I365_PWR_OUT;
300 if (exca_readb(socket, I365_POWER) != reg)
301 exca_writeb(socket, I365_POWER, reg);
302
303 /* CSC interrupt: no ISA irq for CSC */
304 reg = I365_CSC_DETECT;
305 if (state->flags & SS_IOCARD) {
306 if (state->csc_mask & SS_STSCHG) reg |= I365_CSC_STSCHG;
307 } else {
308 if (state->csc_mask & SS_BATDEAD) reg |= I365_CSC_BVD1;
309 if (state->csc_mask & SS_BATWARN) reg |= I365_CSC_BVD2;
310 if (state->csc_mask & SS_READY) reg |= I365_CSC_READY;
311 }
312 exca_writeb(socket, I365_CSCINT, reg);
313 exca_readb(socket, I365_CSC);
314 if(sock->zoom_video)
315 sock->zoom_video(sock, state->flags & SS_ZVCARD);
316 }
317 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
318 /* Socket event mask: get card insert/remove events.. */
319 cb_writel(socket, CB_SOCKET_EVENT, -1);
320 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
321 return 0;
322 }
323
324 static int yenta_set_io_map(struct pcmcia_socket *sock, struct pccard_io_map *io)
325 {
326 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
327 int map;
328 unsigned char ioctl, addr, enable;
329
330 map = io->map;
331
332 if (map > 1)
333 return -EINVAL;
334
335 enable = I365_ENA_IO(map);
336 addr = exca_readb(socket, I365_ADDRWIN);
337
338 /* Disable the window before changing it.. */
339 if (addr & enable) {
340 addr &= ~enable;
341 exca_writeb(socket, I365_ADDRWIN, addr);
342 }
343
344 exca_writew(socket, I365_IO(map)+I365_W_START, io->start);
345 exca_writew(socket, I365_IO(map)+I365_W_STOP, io->stop);
346
347 ioctl = exca_readb(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
348 if (io->flags & MAP_0WS) ioctl |= I365_IOCTL_0WS(map);
349 if (io->flags & MAP_16BIT) ioctl |= I365_IOCTL_16BIT(map);
350 if (io->flags & MAP_AUTOSZ) ioctl |= I365_IOCTL_IOCS16(map);
351 exca_writeb(socket, I365_IOCTL, ioctl);
352
353 if (io->flags & MAP_ACTIVE)
354 exca_writeb(socket, I365_ADDRWIN, addr | enable);
355 return 0;
356 }
357
358 static int yenta_set_mem_map(struct pcmcia_socket *sock, struct pccard_mem_map *mem)
359 {
360 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
361 struct pci_bus_region region;
362 int map;
363 unsigned char addr, enable;
364 unsigned int start, stop, card_start;
365 unsigned short word;
366
367 pcibios_resource_to_bus(socket->dev, &region, mem->res);
368
369 map = mem->map;
370 start = region.start;
371 stop = region.end;
372 card_start = mem->card_start;
373
374 if (map > 4 || start > stop || ((start ^ stop) >> 24) ||
375 (card_start >> 26) || mem->speed > 1000)
376 return -EINVAL;
377
378 enable = I365_ENA_MEM(map);
379 addr = exca_readb(socket, I365_ADDRWIN);
380 if (addr & enable) {
381 addr &= ~enable;
382 exca_writeb(socket, I365_ADDRWIN, addr);
383 }
384
385 exca_writeb(socket, CB_MEM_PAGE(map), start >> 24);
386
387 word = (start >> 12) & 0x0fff;
388 if (mem->flags & MAP_16BIT)
389 word |= I365_MEM_16BIT;
390 if (mem->flags & MAP_0WS)
391 word |= I365_MEM_0WS;
392 exca_writew(socket, I365_MEM(map) + I365_W_START, word);
393
394 word = (stop >> 12) & 0x0fff;
395 switch (to_cycles(mem->speed)) {
396 case 0: break;
397 case 1: word |= I365_MEM_WS0; break;
398 case 2: word |= I365_MEM_WS1; break;
399 default: word |= I365_MEM_WS1 | I365_MEM_WS0; break;
400 }
401 exca_writew(socket, I365_MEM(map) + I365_W_STOP, word);
402
403 word = ((card_start - start) >> 12) & 0x3fff;
404 if (mem->flags & MAP_WRPROT)
405 word |= I365_MEM_WRPROT;
406 if (mem->flags & MAP_ATTRIB)
407 word |= I365_MEM_REG;
408 exca_writew(socket, I365_MEM(map) + I365_W_OFF, word);
409
410 if (mem->flags & MAP_ACTIVE)
411 exca_writeb(socket, I365_ADDRWIN, addr | enable);
412 return 0;
413 }
414
415
416
417 static irqreturn_t yenta_interrupt(int irq, void *dev_id, struct pt_regs *regs)
418 {
419 unsigned int events;
420 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
421 u8 csc;
422 u32 cb_event;
423
424 /* Clear interrupt status for the event */
425 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
426 cb_writel(socket, CB_SOCKET_EVENT, cb_event);
427
428 csc = exca_readb(socket, I365_CSC);
429
430 events = (cb_event & (CB_CD1EVENT | CB_CD2EVENT)) ? SS_DETECT : 0 ;
431 events |= (csc & I365_CSC_DETECT) ? SS_DETECT : 0;
432 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
433 events |= (csc & I365_CSC_STSCHG) ? SS_STSCHG : 0;
434 } else {
435 events |= (csc & I365_CSC_BVD1) ? SS_BATDEAD : 0;
436 events |= (csc & I365_CSC_BVD2) ? SS_BATWARN : 0;
437 events |= (csc & I365_CSC_READY) ? SS_READY : 0;
438 }
439
440 if (events)
441 pcmcia_parse_events(&socket->socket, events);
442
443 if (cb_event || csc)
444 return IRQ_HANDLED;
445
446 return IRQ_NONE;
447 }
448
449 static void yenta_interrupt_wrapper(unsigned long data)
450 {
451 struct yenta_socket *socket = (struct yenta_socket *) data;
452
453 yenta_interrupt(0, (void *)socket, NULL);
454 socket->poll_timer.expires = jiffies + HZ;
455 add_timer(&socket->poll_timer);
456 }
457
458 static void yenta_clear_maps(struct yenta_socket *socket)
459 {
460 int i;
461 struct resource res = { .start = 0, .end = 0x0fff };
462 pccard_io_map io = { 0, 0, 0, 0, 1 };
463 pccard_mem_map mem = { .res = &res, };
464
465 yenta_set_socket(&socket->socket, &dead_socket);
466 for (i = 0; i < 2; i++) {
467 io.map = i;
468 yenta_set_io_map(&socket->socket, &io);
469 }
470 for (i = 0; i < 5; i++) {
471 mem.map = i;
472 yenta_set_mem_map(&socket->socket, &mem);
473 }
474 }
475
476 /* redoes voltage interrogation if required */
477 static void yenta_interrogate(struct yenta_socket *socket)
478 {
479 u32 state;
480
481 state = cb_readl(socket, CB_SOCKET_STATE);
482 if (!(state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ||
483 (state & (CB_CDETECT1 | CB_CDETECT2 | CB_NOTACARD | CB_BADVCCREQ)) ||
484 ((state & (CB_16BITCARD | CB_CBCARD)) == (CB_16BITCARD | CB_CBCARD)))
485 cb_writel(socket, CB_SOCKET_FORCE, CB_CVSTEST);
486 }
487
488 /* Called at resume and initialization events */
489 static int yenta_sock_init(struct pcmcia_socket *sock)
490 {
491 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
492 u16 bridge;
493
494 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~CB_BRIDGE_INTR;
495 if (!socket->cb_irq)
496 bridge |= CB_BRIDGE_INTR;
497 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
498
499 exca_writeb(socket, I365_GBLCTL, 0x00);
500 exca_writeb(socket, I365_GENCTL, 0x00);
501
502 /* Redo card voltage interrogation */
503 yenta_interrogate(socket);
504
505 yenta_clear_maps(socket);
506
507 if (socket->type && socket->type->sock_init)
508 socket->type->sock_init(socket);
509
510 /* Re-enable CSC interrupts */
511 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
512
513 return 0;
514 }
515
516 static int yenta_sock_suspend(struct pcmcia_socket *sock)
517 {
518 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
519
520 /* Disable CSC interrupts */
521 cb_writel(socket, CB_SOCKET_MASK, 0x0);
522
523 return 0;
524 }
525
526 /*
527 * Use an adaptive allocation for the memory resource,
528 * sometimes the memory behind pci bridges is limited:
529 * 1/8 of the size of the io window of the parent.
530 * max 4 MB, min 16 kB.
531 */
532 #define BRIDGE_MEM_MAX 4*1024*1024
533 #define BRIDGE_MEM_MIN 16*1024
534
535 #define BRIDGE_IO_MAX 256
536 #define BRIDGE_IO_MIN 32
537
538 #ifndef PCIBIOS_MIN_CARDBUS_IO
539 #define PCIBIOS_MIN_CARDBUS_IO PCIBIOS_MIN_IO
540 #endif
541
542 static void yenta_allocate_res(struct yenta_socket *socket, int nr, unsigned type)
543 {
544 struct pci_bus *bus;
545 struct resource *root, *res;
546 u32 start, end;
547 u32 align, size, min;
548 unsigned offset;
549 unsigned mask;
550
551 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + nr;
552 /* Already allocated? */
553 if (res->parent)
554 return 0;
555
556 /* The granularity of the memory limit is 4kB, on IO it's 4 bytes */
557 mask = ~0xfff;
558 if (type & IORESOURCE_IO)
559 mask = ~3;
560
561 offset = 0x1c + 8*nr;
562 bus = socket->dev->subordinate;
563 res->name = bus->name;
564 res->flags = type;
565 res->start = 0;
566 res->end = 0;
567 root = pci_find_parent_resource(socket->dev, res);
568
569 if (!root)
570 return;
571
572 start = config_readl(socket, offset) & mask;
573 end = config_readl(socket, offset+4) | ~mask;
574 if (start && end > start && !override_bios) {
575 res->start = start;
576 res->end = end;
577 if (request_resource(root, res) == 0)
578 return;
579 printk(KERN_INFO "yenta %s: Preassigned resource %d busy, reconfiguring...\n",
580 pci_name(socket->dev), nr);
581 res->start = res->end = 0;
582 }
583
584 if (type & IORESOURCE_IO) {
585 align = 1024;
586 size = BRIDGE_IO_MAX;
587 min = BRIDGE_IO_MIN;
588 start = PCIBIOS_MIN_CARDBUS_IO;
589 end = ~0U;
590 } else {
591 unsigned long avail = root->end - root->start;
592 int i;
593 size = BRIDGE_MEM_MAX;
594 if (size > avail/8) {
595 size=(avail+1)/8;
596 /* round size down to next power of 2 */
597 i = 0;
598 while ((size /= 2) != 0)
599 i++;
600 size = 1 << i;
601 }
602 if (size < BRIDGE_MEM_MIN)
603 size = BRIDGE_MEM_MIN;
604 min = BRIDGE_MEM_MIN;
605 align = size;
606 start = PCIBIOS_MIN_MEM;
607 end = ~0U;
608 }
609
610 do {
611 if (allocate_resource(root, res, size, start, end, align, NULL, NULL)==0) {
612 config_writel(socket, offset, res->start);
613 config_writel(socket, offset+4, res->end);
614 return;
615 }
616 size = size/2;
617 align = size;
618 } while (size >= min);
619 printk(KERN_INFO "yenta %s: no resource of type %x available, trying to continue...\n",
620 pci_name(socket->dev), type);
621 res->start = res->end = 0;
622 }
623
624 /*
625 * Allocate the bridge mappings for the device..
626 */
627 static void yenta_allocate_resources(struct yenta_socket *socket)
628 {
629 yenta_allocate_res(socket, 0, IORESOURCE_MEM|IORESOURCE_PREFETCH);
630 yenta_allocate_res(socket, 1, IORESOURCE_MEM);
631 yenta_allocate_res(socket, 2, IORESOURCE_IO);
632 yenta_allocate_res(socket, 3, IORESOURCE_IO); /* PCI isn't clever enough to use this one yet */
633 }
634
635
636 /*
637 * Free the bridge mappings for the device..
638 */
639 static void yenta_free_resources(struct yenta_socket *socket)
640 {
641 int i;
642 for (i=0;i<4;i++) {
643 struct resource *res;
644 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + i;
645 if (res->start != 0 && res->end != 0)
646 release_resource(res);
647 res->start = res->end = 0;
648 }
649 }
650
651
652 /*
653 * Close it down - release our resources and go home..
654 */
655 static void yenta_close(struct pci_dev *dev)
656 {
657 struct yenta_socket *sock = pci_get_drvdata(dev);
658
659 /* we don't want a dying socket registered */
660 pcmcia_unregister_socket(&sock->socket);
661
662 /* Disable all events so we don't die in an IRQ storm */
663 cb_writel(sock, CB_SOCKET_MASK, 0x0);
664 exca_writeb(sock, I365_CSCINT, 0);
665
666 if (sock->cb_irq)
667 free_irq(sock->cb_irq, sock);
668 else
669 del_timer_sync(&sock->poll_timer);
670
671 if (sock->base)
672 iounmap(sock->base);
673 yenta_free_resources(sock);
674
675 pci_release_regions(dev);
676 pci_disable_device(dev);
677 pci_set_drvdata(dev, NULL);
678 }
679
680
681 static struct pccard_operations yenta_socket_operations = {
682 .init = yenta_sock_init,
683 .suspend = yenta_sock_suspend,
684 .get_status = yenta_get_status,
685 .get_socket = yenta_get_socket,
686 .set_socket = yenta_set_socket,
687 .set_io_map = yenta_set_io_map,
688 .set_mem_map = yenta_set_mem_map,
689 };
690
691
692 #include "ti113x.h"
693 #include "ricoh.h"
694 #include "topic.h"
695 #include "o2micro.h"
696
697 enum {
698 CARDBUS_TYPE_DEFAULT = -1,
699 CARDBUS_TYPE_TI,
700 CARDBUS_TYPE_TI113X,
701 CARDBUS_TYPE_TI12XX,
702 CARDBUS_TYPE_TI1250,
703 CARDBUS_TYPE_RICOH,
704 CARDBUS_TYPE_TOPIC97,
705 CARDBUS_TYPE_O2MICRO,
706 };
707
708 /*
709 * Different cardbus controllers have slightly different
710 * initialization sequences etc details. List them here..
711 */
712 static struct cardbus_type cardbus_type[] = {
713 [CARDBUS_TYPE_TI] = {
714 .override = ti_override,
715 .save_state = ti_save_state,
716 .restore_state = ti_restore_state,
717 .sock_init = ti_init,
718 },
719 [CARDBUS_TYPE_TI113X] = {
720 .override = ti113x_override,
721 .save_state = ti_save_state,
722 .restore_state = ti_restore_state,
723 .sock_init = ti_init,
724 },
725 [CARDBUS_TYPE_TI12XX] = {
726 .override = ti12xx_override,
727 .save_state = ti_save_state,
728 .restore_state = ti_restore_state,
729 .sock_init = ti_init,
730 },
731 [CARDBUS_TYPE_TI1250] = {
732 .override = ti1250_override,
733 .save_state = ti_save_state,
734 .restore_state = ti_restore_state,
735 .sock_init = ti_init,
736 },
737 [CARDBUS_TYPE_RICOH] = {
738 .override = ricoh_override,
739 .save_state = ricoh_save_state,
740 .restore_state = ricoh_restore_state,
741 },
742 [CARDBUS_TYPE_TOPIC97] = {
743 .override = topic97_override,
744 },
745 [CARDBUS_TYPE_O2MICRO] = {
746 .override = o2micro_override,
747 .restore_state = o2micro_restore_state,
748 },
749 };
750
751
752 /*
753 * Only probe "regular" interrupts, don't
754 * touch dangerous spots like the mouse irq,
755 * because there are mice that apparently
756 * get really confused if they get fondled
757 * too intimately.
758 *
759 * Default to 11, 10, 9, 7, 6, 5, 4, 3.
760 */
761 static u32 isa_interrupts = 0x0ef8;
762
763 static unsigned int yenta_probe_irq(struct yenta_socket *socket, u32 isa_irq_mask)
764 {
765 int i;
766 unsigned long val;
767 u16 bridge_ctrl;
768 u32 mask;
769
770 /* Set up ISA irq routing to probe the ISA irqs.. */
771 bridge_ctrl = config_readw(socket, CB_BRIDGE_CONTROL);
772 if (!(bridge_ctrl & CB_BRIDGE_INTR)) {
773 bridge_ctrl |= CB_BRIDGE_INTR;
774 config_writew(socket, CB_BRIDGE_CONTROL, bridge_ctrl);
775 }
776
777 /*
778 * Probe for usable interrupts using the force
779 * register to generate bogus card status events.
780 */
781 cb_writel(socket, CB_SOCKET_EVENT, -1);
782 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
783 exca_writeb(socket, I365_CSCINT, 0);
784 val = probe_irq_on() & isa_irq_mask;
785 for (i = 1; i < 16; i++) {
786 if (!((val >> i) & 1))
787 continue;
788 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG | (i << 4));
789 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
790 udelay(100);
791 cb_writel(socket, CB_SOCKET_EVENT, -1);
792 }
793 cb_writel(socket, CB_SOCKET_MASK, 0);
794 exca_writeb(socket, I365_CSCINT, 0);
795
796 mask = probe_irq_mask(val) & 0xffff;
797
798 bridge_ctrl &= ~CB_BRIDGE_INTR;
799 config_writew(socket, CB_BRIDGE_CONTROL, bridge_ctrl);
800
801 return mask;
802 }
803
804
805 /* interrupt handler, only used during probing */
806 static irqreturn_t yenta_probe_handler(int irq, void *dev_id, struct pt_regs *regs)
807 {
808 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
809 u8 csc;
810 u32 cb_event;
811
812 /* Clear interrupt status for the event */
813 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
814 cb_writel(socket, CB_SOCKET_EVENT, -1);
815 csc = exca_readb(socket, I365_CSC);
816
817 if (cb_event || csc) {
818 socket->probe_status = 1;
819 return IRQ_HANDLED;
820 }
821
822 return IRQ_NONE;
823 }
824
825 /* probes the PCI interrupt, use only on override functions */
826 static int yenta_probe_cb_irq(struct yenta_socket *socket)
827 {
828 u16 bridge_ctrl;
829
830 if (!socket->cb_irq)
831 return -1;
832
833 socket->probe_status = 0;
834
835 /* disable ISA interrupts */
836 bridge_ctrl = config_readw(socket, CB_BRIDGE_CONTROL);
837 bridge_ctrl &= ~CB_BRIDGE_INTR;
838 config_writew(socket, CB_BRIDGE_CONTROL, bridge_ctrl);
839
840 if (request_irq(socket->cb_irq, yenta_probe_handler, SA_SHIRQ, "yenta", socket)) {
841 printk(KERN_WARNING "Yenta: request_irq() in yenta_probe_cb_irq() failed!\n");
842 return -1;
843 }
844
845 /* generate interrupt, wait */
846 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG);
847 cb_writel(socket, CB_SOCKET_EVENT, -1);
848 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
849 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
850
851 msleep(100);
852
853 /* disable interrupts */
854 cb_writel(socket, CB_SOCKET_MASK, 0);
855 exca_writeb(socket, I365_CSCINT, 0);
856 cb_writel(socket, CB_SOCKET_EVENT, -1);
857 exca_readb(socket, I365_CSC);
858
859 free_irq(socket->cb_irq, socket);
860
861 return (int) socket->probe_status;
862 }
863
864
865
866 /*
867 * Set static data that doesn't need re-initializing..
868 */
869 static void yenta_get_socket_capabilities(struct yenta_socket *socket, u32 isa_irq_mask)
870 {
871 socket->socket.pci_irq = socket->cb_irq;
872 if (isa_probe)
873 socket->socket.irq_mask = yenta_probe_irq(socket, isa_irq_mask);
874 else
875 socket->socket.irq_mask = 0;
876
877 printk(KERN_INFO "Yenta: ISA IRQ mask 0x%04x, PCI irq %d\n",
878 socket->socket.irq_mask, socket->cb_irq);
879 }
880
881 /*
882 * Initialize the standard cardbus registers
883 */
884 static void yenta_config_init(struct yenta_socket *socket)
885 {
886 u16 bridge;
887 struct pci_dev *dev = socket->dev;
888
889 pci_set_power_state(socket->dev, 0);
890
891 config_writel(socket, CB_LEGACY_MODE_BASE, 0);
892 config_writel(socket, PCI_BASE_ADDRESS_0, dev->resource[0].start);
893 config_writew(socket, PCI_COMMAND,
894 PCI_COMMAND_IO |
895 PCI_COMMAND_MEMORY |
896 PCI_COMMAND_MASTER |
897 PCI_COMMAND_WAIT);
898
899 /* MAGIC NUMBERS! Fixme */
900 config_writeb(socket, PCI_CACHE_LINE_SIZE, L1_CACHE_BYTES / 4);
901 config_writeb(socket, PCI_LATENCY_TIMER, 168);
902 config_writel(socket, PCI_PRIMARY_BUS,
903 (176 << 24) | /* sec. latency timer */
904 (dev->subordinate->subordinate << 16) | /* subordinate bus */
905 (dev->subordinate->secondary << 8) | /* secondary bus */
906 dev->subordinate->primary); /* primary bus */
907
908 /*
909 * Set up the bridging state:
910 * - enable write posting.
911 * - memory window 0 prefetchable, window 1 non-prefetchable
912 * - PCI interrupts enabled if a PCI interrupt exists..
913 */
914 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
915 bridge &= ~(CB_BRIDGE_CRST | CB_BRIDGE_PREFETCH1 | CB_BRIDGE_INTR | CB_BRIDGE_ISAEN | CB_BRIDGE_VGAEN);
916 bridge |= CB_BRIDGE_PREFETCH0 | CB_BRIDGE_POSTEN | CB_BRIDGE_INTR;
917 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
918 }
919
920 /*
921 * Initialize a cardbus controller. Make sure we have a usable
922 * interrupt, and that we can map the cardbus area. Fill in the
923 * socket information structure..
924 */
925 static int __devinit yenta_probe (struct pci_dev *dev, const struct pci_device_id *id)
926 {
927 struct yenta_socket *socket;
928 int ret;
929
930 socket = kmalloc(sizeof(struct yenta_socket), GFP_KERNEL);
931 if (!socket)
932 return -ENOMEM;
933 memset(socket, 0, sizeof(*socket));
934
935 /* prepare pcmcia_socket */
936 socket->socket.ops = &yenta_socket_operations;
937 socket->socket.resource_ops = &pccard_nonstatic_ops;
938 socket->socket.dev.dev = &dev->dev;
939 socket->socket.driver_data = socket;
940 socket->socket.owner = THIS_MODULE;
941 socket->socket.features = SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
942 socket->socket.map_size = 0x1000;
943 socket->socket.cb_dev = dev;
944
945 /* prepare struct yenta_socket */
946 socket->dev = dev;
947 pci_set_drvdata(dev, socket);
948
949 /*
950 * Do some basic sanity checking..
951 */
952 if (pci_enable_device(dev)) {
953 ret = -EBUSY;
954 goto free;
955 }
956
957 ret = pci_request_regions(dev, "yenta_socket");
958 if (ret)
959 goto disable;
960
961 if (!pci_resource_start(dev, 0)) {
962 printk(KERN_ERR "No cardbus resource!\n");
963 ret = -ENODEV;
964 goto release;
965 }
966
967 /*
968 * Ok, start setup.. Map the cardbus registers,
969 * and request the IRQ.
970 */
971 socket->base = ioremap(pci_resource_start(dev, 0), 0x1000);
972 if (!socket->base) {
973 ret = -ENOMEM;
974 goto release;
975 }
976
977 /*
978 * report the subsystem vendor and device for help debugging
979 * the irq stuff...
980 */
981 printk(KERN_INFO "Yenta: CardBus bridge found at %s [%04x:%04x]\n",
982 pci_name(dev), dev->subsystem_vendor, dev->subsystem_device);
983
984 yenta_config_init(socket);
985
986 /* Disable all events */
987 cb_writel(socket, CB_SOCKET_MASK, 0x0);
988
989 /* Set up the bridge regions.. */
990 yenta_allocate_resources(socket);
991
992 socket->cb_irq = dev->irq;
993
994 /* Do we have special options for the device? */
995 if (id->driver_data != CARDBUS_TYPE_DEFAULT &&
996 id->driver_data < ARRAY_SIZE(cardbus_type)) {
997 socket->type = &cardbus_type[id->driver_data];
998
999 ret = socket->type->override(socket);
1000 if (ret < 0)
1001 goto unmap;
1002 }
1003
1004 /* We must finish initialization here */
1005
1006 if (!socket->cb_irq || request_irq(socket->cb_irq, yenta_interrupt, SA_SHIRQ, "yenta", socket)) {
1007 /* No IRQ or request_irq failed. Poll */
1008 socket->cb_irq = 0; /* But zero is a valid IRQ number. */
1009 init_timer(&socket->poll_timer);
1010 socket->poll_timer.function = yenta_interrupt_wrapper;
1011 socket->poll_timer.data = (unsigned long)socket;
1012 socket->poll_timer.expires = jiffies + HZ;
1013 add_timer(&socket->poll_timer);
1014 printk(KERN_INFO "Yenta: no PCI IRQ, CardBus support disabled for this socket.\n"
1015 KERN_INFO "Yenta: check your BIOS CardBus, BIOS IRQ or ACPI settings.\n");
1016 } else {
1017 socket->socket.features |= SS_CAP_CARDBUS;
1018 }
1019
1020 /* Figure out what the dang thing can do for the PCMCIA layer... */
1021 yenta_interrogate(socket);
1022 yenta_get_socket_capabilities(socket, isa_interrupts);
1023 printk(KERN_INFO "Socket status: %08x\n", cb_readl(socket, CB_SOCKET_STATE));
1024
1025 /* Register it with the pcmcia layer.. */
1026 ret = pcmcia_register_socket(&socket->socket);
1027 if (ret == 0)
1028 goto out;
1029
1030 unmap:
1031 iounmap(socket->base);
1032 release:
1033 pci_release_regions(dev);
1034 disable:
1035 pci_disable_device(dev);
1036 free:
1037 kfree(socket);
1038 out:
1039 return ret;
1040 }
1041
1042
1043 static int yenta_dev_suspend (struct pci_dev *dev, pm_message_t state)
1044 {
1045 struct yenta_socket *socket = pci_get_drvdata(dev);
1046 int ret;
1047
1048 ret = pcmcia_socket_dev_suspend(&dev->dev, state);
1049
1050 if (socket) {
1051 if (socket->type && socket->type->save_state)
1052 socket->type->save_state(socket);
1053
1054 /* FIXME: pci_save_state needs to have a better interface */
1055 pci_save_state(dev);
1056 pci_read_config_dword(dev, 16*4, &socket->saved_state[0]);
1057 pci_read_config_dword(dev, 17*4, &socket->saved_state[1]);
1058
1059 /*
1060 * Some laptops (IBM T22) do not like us putting the Cardbus
1061 * bridge into D3. At a guess, some other laptop will
1062 * probably require this, so leave it commented out for now.
1063 */
1064 /* pci_set_power_state(dev, 3); */
1065 }
1066
1067 return ret;
1068 }
1069
1070
1071 static int yenta_dev_resume (struct pci_dev *dev)
1072 {
1073 struct yenta_socket *socket = pci_get_drvdata(dev);
1074
1075 if (socket) {
1076 pci_set_power_state(dev, 0);
1077 /* FIXME: pci_restore_state needs to have a better interface */
1078 pci_restore_state(dev);
1079 pci_write_config_dword(dev, 16*4, socket->saved_state[0]);
1080 pci_write_config_dword(dev, 17*4, socket->saved_state[1]);
1081
1082 if (socket->type && socket->type->restore_state)
1083 socket->type->restore_state(socket);
1084 }
1085
1086 return pcmcia_socket_dev_resume(&dev->dev);
1087 }
1088
1089
1090 #define CB_ID(vend,dev,type) \
1091 { \
1092 .vendor = vend, \
1093 .device = dev, \
1094 .subvendor = PCI_ANY_ID, \
1095 .subdevice = PCI_ANY_ID, \
1096 .class = PCI_CLASS_BRIDGE_CARDBUS << 8, \
1097 .class_mask = ~0, \
1098 .driver_data = CARDBUS_TYPE_##type, \
1099 }
1100
1101 static struct pci_device_id yenta_table [] = {
1102 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1031, TI),
1103
1104 /*
1105 * TBD: Check if these TI variants can use more
1106 * advanced overrides instead. (I can't get the
1107 * data sheets for these devices. --rmk)
1108 */
1109 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1210, TI),
1110
1111 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1130, TI113X),
1112 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1131, TI113X),
1113
1114 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1211, TI12XX),
1115 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1220, TI12XX),
1116 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1221, TI12XX),
1117 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1225, TI12XX),
1118 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251A, TI12XX),
1119 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251B, TI12XX),
1120 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1420, TI12XX),
1121 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1450, TI12XX),
1122 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1451A, TI12XX),
1123 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1510, TI12XX),
1124 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1520, TI12XX),
1125 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1620, TI12XX),
1126 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4410, TI12XX),
1127 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4450, TI12XX),
1128 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4451, TI12XX),
1129 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4510, TI12XX),
1130 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4520, TI12XX),
1131
1132 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1250, TI1250),
1133 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1410, TI1250),
1134
1135 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1211, TI12XX),
1136 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1225, TI12XX),
1137 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1410, TI1250),
1138 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1420, TI12XX),
1139
1140 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C465, RICOH),
1141 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C466, RICOH),
1142 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C475, RICOH),
1143 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, RICOH),
1144 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C478, RICOH),
1145
1146 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC97, TOPIC97),
1147 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC100, TOPIC97),
1148
1149 CB_ID(PCI_VENDOR_ID_O2, PCI_ANY_ID, O2MICRO),
1150
1151 /* match any cardbus bridge */
1152 CB_ID(PCI_ANY_ID, PCI_ANY_ID, DEFAULT),
1153 { /* all zeroes */ }
1154 };
1155 MODULE_DEVICE_TABLE(pci, yenta_table);
1156
1157
1158 static struct pci_driver yenta_cardbus_driver = {
1159 .name = "yenta_cardbus",
1160 .id_table = yenta_table,
1161 .probe = yenta_probe,
1162 .remove = __devexit_p(yenta_close),
1163 .suspend = yenta_dev_suspend,
1164 .resume = yenta_dev_resume,
1165 };
1166
1167
1168 static int __init yenta_socket_init(void)
1169 {
1170 return pci_register_driver (&yenta_cardbus_driver);
1171 }
1172
1173
1174 static void __exit yenta_socket_exit (void)
1175 {
1176 pci_unregister_driver (&yenta_cardbus_driver);
1177 }
1178
1179
1180 module_init(yenta_socket_init);
1181 module_exit(yenta_socket_exit);
1182
1183 MODULE_LICENSE("GPL");