1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) Maxime Coquelin 2015
4 * Copyright (C) STMicroelectronics 2017
5 * Author: Maxime Coquelin <mcoquelin.stm32@gmail.com>
7 * Heavily based on Mediatek's pinctrl driver
10 #include <linux/gpio/driver.h>
11 #include <linux/hwspinlock.h>
13 #include <linux/irq.h>
14 #include <linux/mfd/syscon.h>
15 #include <linux/module.h>
17 #include <linux/of_address.h>
18 #include <linux/of_device.h>
19 #include <linux/of_irq.h>
20 #include <linux/pinctrl/consumer.h>
21 #include <linux/pinctrl/machine.h>
22 #include <linux/pinctrl/pinconf.h>
23 #include <linux/pinctrl/pinconf-generic.h>
24 #include <linux/pinctrl/pinctrl.h>
25 #include <linux/pinctrl/pinmux.h>
26 #include <linux/platform_device.h>
27 #include <linux/regmap.h>
28 #include <linux/reset.h>
29 #include <linux/slab.h>
32 #include "../pinconf.h"
33 #include "../pinctrl-utils.h"
34 #include "pinctrl-stm32.h"
36 #define STM32_GPIO_MODER 0x00
37 #define STM32_GPIO_TYPER 0x04
38 #define STM32_GPIO_SPEEDR 0x08
39 #define STM32_GPIO_PUPDR 0x0c
40 #define STM32_GPIO_IDR 0x10
41 #define STM32_GPIO_ODR 0x14
42 #define STM32_GPIO_BSRR 0x18
43 #define STM32_GPIO_LCKR 0x1c
44 #define STM32_GPIO_AFRL 0x20
45 #define STM32_GPIO_AFRH 0x24
47 /* custom bitfield to backup pin status */
48 #define STM32_GPIO_BKP_MODE_SHIFT 0
49 #define STM32_GPIO_BKP_MODE_MASK GENMASK(1, 0)
50 #define STM32_GPIO_BKP_ALT_SHIFT 2
51 #define STM32_GPIO_BKP_ALT_MASK GENMASK(5, 2)
52 #define STM32_GPIO_BKP_SPEED_SHIFT 6
53 #define STM32_GPIO_BKP_SPEED_MASK GENMASK(7, 6)
54 #define STM32_GPIO_BKP_PUPD_SHIFT 8
55 #define STM32_GPIO_BKP_PUPD_MASK GENMASK(9, 8)
56 #define STM32_GPIO_BKP_TYPE 10
57 #define STM32_GPIO_BKP_VAL 11
59 #define STM32_GPIO_PINS_PER_BANK 16
60 #define STM32_GPIO_IRQ_LINE 16
62 #define SYSCFG_IRQMUX_MASK GENMASK(3, 0)
64 #define gpio_range_to_bank(chip) \
65 container_of(chip, struct stm32_gpio_bank, range)
67 #define HWSPNLCK_TIMEOUT 1000 /* usec */
69 static const char * const stm32_gpio_functions
[] = {
74 "af11", "af12", "af13",
75 "af14", "af15", "analog",
78 struct stm32_pinctrl_group
{
84 struct stm32_gpio_bank
{
87 struct reset_control
*rstc
;
89 struct gpio_chip gpio_chip
;
90 struct pinctrl_gpio_range range
;
91 struct fwnode_handle
*fwnode
;
92 struct irq_domain
*domain
;
95 u32 pin_backup
[STM32_GPIO_PINS_PER_BANK
];
96 u8 irq_type
[STM32_GPIO_PINS_PER_BANK
];
99 struct stm32_pinctrl
{
101 struct pinctrl_dev
*pctl_dev
;
102 struct pinctrl_desc pctl_desc
;
103 struct stm32_pinctrl_group
*groups
;
105 const char **grp_names
;
106 struct stm32_gpio_bank
*banks
;
108 const struct stm32_pinctrl_match_data
*match_data
;
109 struct irq_domain
*domain
;
110 struct regmap
*regmap
;
111 struct regmap_field
*irqmux
[STM32_GPIO_PINS_PER_BANK
];
112 struct hwspinlock
*hwlock
;
113 struct stm32_desc_pin
*pins
;
117 spinlock_t irqmux_lock
;
120 static inline int stm32_gpio_pin(int gpio
)
122 return gpio
% STM32_GPIO_PINS_PER_BANK
;
125 static inline u32
stm32_gpio_get_mode(u32 function
)
130 case STM32_PIN_AF(0) ... STM32_PIN_AF(15):
132 case STM32_PIN_ANALOG
:
139 static inline u32
stm32_gpio_get_alt(u32 function
)
144 case STM32_PIN_AF(0) ... STM32_PIN_AF(15):
146 case STM32_PIN_ANALOG
:
153 static void stm32_gpio_backup_value(struct stm32_gpio_bank
*bank
,
154 u32 offset
, u32 value
)
156 bank
->pin_backup
[offset
] &= ~BIT(STM32_GPIO_BKP_VAL
);
157 bank
->pin_backup
[offset
] |= value
<< STM32_GPIO_BKP_VAL
;
160 static void stm32_gpio_backup_mode(struct stm32_gpio_bank
*bank
, u32 offset
,
163 bank
->pin_backup
[offset
] &= ~(STM32_GPIO_BKP_MODE_MASK
|
164 STM32_GPIO_BKP_ALT_MASK
);
165 bank
->pin_backup
[offset
] |= mode
<< STM32_GPIO_BKP_MODE_SHIFT
;
166 bank
->pin_backup
[offset
] |= alt
<< STM32_GPIO_BKP_ALT_SHIFT
;
169 static void stm32_gpio_backup_driving(struct stm32_gpio_bank
*bank
, u32 offset
,
172 bank
->pin_backup
[offset
] &= ~BIT(STM32_GPIO_BKP_TYPE
);
173 bank
->pin_backup
[offset
] |= drive
<< STM32_GPIO_BKP_TYPE
;
176 static void stm32_gpio_backup_speed(struct stm32_gpio_bank
*bank
, u32 offset
,
179 bank
->pin_backup
[offset
] &= ~STM32_GPIO_BKP_SPEED_MASK
;
180 bank
->pin_backup
[offset
] |= speed
<< STM32_GPIO_BKP_SPEED_SHIFT
;
183 static void stm32_gpio_backup_bias(struct stm32_gpio_bank
*bank
, u32 offset
,
186 bank
->pin_backup
[offset
] &= ~STM32_GPIO_BKP_PUPD_MASK
;
187 bank
->pin_backup
[offset
] |= bias
<< STM32_GPIO_BKP_PUPD_SHIFT
;
192 static inline void __stm32_gpio_set(struct stm32_gpio_bank
*bank
,
193 unsigned offset
, int value
)
195 stm32_gpio_backup_value(bank
, offset
, value
);
198 offset
+= STM32_GPIO_PINS_PER_BANK
;
200 clk_enable(bank
->clk
);
202 writel_relaxed(BIT(offset
), bank
->base
+ STM32_GPIO_BSRR
);
204 clk_disable(bank
->clk
);
207 static int stm32_gpio_request(struct gpio_chip
*chip
, unsigned offset
)
209 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
210 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
211 struct pinctrl_gpio_range
*range
;
212 int pin
= offset
+ (bank
->bank_nr
* STM32_GPIO_PINS_PER_BANK
);
214 range
= pinctrl_find_gpio_range_from_pin_nolock(pctl
->pctl_dev
, pin
);
216 dev_err(pctl
->dev
, "pin %d not in range.\n", pin
);
220 return pinctrl_gpio_request(chip
->base
+ offset
);
223 static void stm32_gpio_free(struct gpio_chip
*chip
, unsigned offset
)
225 pinctrl_gpio_free(chip
->base
+ offset
);
228 static int stm32_gpio_get(struct gpio_chip
*chip
, unsigned offset
)
230 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
233 clk_enable(bank
->clk
);
235 ret
= !!(readl_relaxed(bank
->base
+ STM32_GPIO_IDR
) & BIT(offset
));
237 clk_disable(bank
->clk
);
242 static void stm32_gpio_set(struct gpio_chip
*chip
, unsigned offset
, int value
)
244 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
246 __stm32_gpio_set(bank
, offset
, value
);
249 static int stm32_gpio_direction_input(struct gpio_chip
*chip
, unsigned offset
)
251 return pinctrl_gpio_direction_input(chip
->base
+ offset
);
254 static int stm32_gpio_direction_output(struct gpio_chip
*chip
,
255 unsigned offset
, int value
)
257 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
259 __stm32_gpio_set(bank
, offset
, value
);
260 pinctrl_gpio_direction_output(chip
->base
+ offset
);
266 static int stm32_gpio_to_irq(struct gpio_chip
*chip
, unsigned int offset
)
268 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
269 struct irq_fwspec fwspec
;
271 fwspec
.fwnode
= bank
->fwnode
;
272 fwspec
.param_count
= 2;
273 fwspec
.param
[0] = offset
;
274 fwspec
.param
[1] = IRQ_TYPE_NONE
;
276 return irq_create_fwspec_mapping(&fwspec
);
279 static int stm32_gpio_get_direction(struct gpio_chip
*chip
, unsigned int offset
)
281 struct stm32_gpio_bank
*bank
= gpiochip_get_data(chip
);
282 int pin
= stm32_gpio_pin(offset
);
286 stm32_pmx_get_mode(bank
, pin
, &mode
, &alt
);
287 if ((alt
== 0) && (mode
== 0))
288 ret
= GPIO_LINE_DIRECTION_IN
;
289 else if ((alt
== 0) && (mode
== 1))
290 ret
= GPIO_LINE_DIRECTION_OUT
;
297 static const struct gpio_chip stm32_gpio_template
= {
298 .request
= stm32_gpio_request
,
299 .free
= stm32_gpio_free
,
300 .get
= stm32_gpio_get
,
301 .set
= stm32_gpio_set
,
302 .direction_input
= stm32_gpio_direction_input
,
303 .direction_output
= stm32_gpio_direction_output
,
304 .to_irq
= stm32_gpio_to_irq
,
305 .get_direction
= stm32_gpio_get_direction
,
306 .set_config
= gpiochip_generic_config
,
309 static void stm32_gpio_irq_trigger(struct irq_data
*d
)
311 struct stm32_gpio_bank
*bank
= d
->domain
->host_data
;
314 /* If level interrupt type then retrig */
315 level
= stm32_gpio_get(&bank
->gpio_chip
, d
->hwirq
);
316 if ((level
== 0 && bank
->irq_type
[d
->hwirq
] == IRQ_TYPE_LEVEL_LOW
) ||
317 (level
== 1 && bank
->irq_type
[d
->hwirq
] == IRQ_TYPE_LEVEL_HIGH
))
318 irq_chip_retrigger_hierarchy(d
);
321 static void stm32_gpio_irq_eoi(struct irq_data
*d
)
323 irq_chip_eoi_parent(d
);
324 stm32_gpio_irq_trigger(d
);
327 static int stm32_gpio_set_type(struct irq_data
*d
, unsigned int type
)
329 struct stm32_gpio_bank
*bank
= d
->domain
->host_data
;
333 case IRQ_TYPE_EDGE_RISING
:
334 case IRQ_TYPE_EDGE_FALLING
:
335 case IRQ_TYPE_EDGE_BOTH
:
338 case IRQ_TYPE_LEVEL_HIGH
:
339 parent_type
= IRQ_TYPE_EDGE_RISING
;
341 case IRQ_TYPE_LEVEL_LOW
:
342 parent_type
= IRQ_TYPE_EDGE_FALLING
;
348 bank
->irq_type
[d
->hwirq
] = type
;
350 return irq_chip_set_type_parent(d
, parent_type
);
353 static int stm32_gpio_irq_request_resources(struct irq_data
*irq_data
)
355 struct stm32_gpio_bank
*bank
= irq_data
->domain
->host_data
;
356 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
359 ret
= stm32_gpio_direction_input(&bank
->gpio_chip
, irq_data
->hwirq
);
363 ret
= gpiochip_lock_as_irq(&bank
->gpio_chip
, irq_data
->hwirq
);
365 dev_err(pctl
->dev
, "unable to lock HW IRQ %lu for IRQ\n",
373 static void stm32_gpio_irq_release_resources(struct irq_data
*irq_data
)
375 struct stm32_gpio_bank
*bank
= irq_data
->domain
->host_data
;
377 gpiochip_unlock_as_irq(&bank
->gpio_chip
, irq_data
->hwirq
);
380 static void stm32_gpio_irq_unmask(struct irq_data
*d
)
382 irq_chip_unmask_parent(d
);
383 stm32_gpio_irq_trigger(d
);
386 static struct irq_chip stm32_gpio_irq_chip
= {
388 .irq_eoi
= stm32_gpio_irq_eoi
,
389 .irq_ack
= irq_chip_ack_parent
,
390 .irq_mask
= irq_chip_mask_parent
,
391 .irq_unmask
= stm32_gpio_irq_unmask
,
392 .irq_set_type
= stm32_gpio_set_type
,
393 .irq_set_wake
= irq_chip_set_wake_parent
,
394 .irq_request_resources
= stm32_gpio_irq_request_resources
,
395 .irq_release_resources
= stm32_gpio_irq_release_resources
,
398 static int stm32_gpio_domain_translate(struct irq_domain
*d
,
399 struct irq_fwspec
*fwspec
,
400 unsigned long *hwirq
,
403 if ((fwspec
->param_count
!= 2) ||
404 (fwspec
->param
[0] >= STM32_GPIO_IRQ_LINE
))
407 *hwirq
= fwspec
->param
[0];
408 *type
= fwspec
->param
[1];
412 static int stm32_gpio_domain_activate(struct irq_domain
*d
,
413 struct irq_data
*irq_data
, bool reserve
)
415 struct stm32_gpio_bank
*bank
= d
->host_data
;
416 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
420 ret
= hwspin_lock_timeout_in_atomic(pctl
->hwlock
,
423 dev_err(pctl
->dev
, "Can't get hwspinlock\n");
428 regmap_field_write(pctl
->irqmux
[irq_data
->hwirq
], bank
->bank_ioport_nr
);
431 hwspin_unlock_in_atomic(pctl
->hwlock
);
436 static int stm32_gpio_domain_alloc(struct irq_domain
*d
,
438 unsigned int nr_irqs
, void *data
)
440 struct stm32_gpio_bank
*bank
= d
->host_data
;
441 struct irq_fwspec
*fwspec
= data
;
442 struct irq_fwspec parent_fwspec
;
443 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
444 irq_hw_number_t hwirq
= fwspec
->param
[0];
449 * Check first that the IRQ MUX of that line is free.
450 * gpio irq mux is shared between several banks, protect with a lock
452 spin_lock_irqsave(&pctl
->irqmux_lock
, flags
);
454 if (pctl
->irqmux_map
& BIT(hwirq
)) {
455 dev_err(pctl
->dev
, "irq line %ld already requested.\n", hwirq
);
458 pctl
->irqmux_map
|= BIT(hwirq
);
461 spin_unlock_irqrestore(&pctl
->irqmux_lock
, flags
);
465 parent_fwspec
.fwnode
= d
->parent
->fwnode
;
466 parent_fwspec
.param_count
= 2;
467 parent_fwspec
.param
[0] = fwspec
->param
[0];
468 parent_fwspec
.param
[1] = fwspec
->param
[1];
470 irq_domain_set_hwirq_and_chip(d
, virq
, hwirq
, &stm32_gpio_irq_chip
,
473 return irq_domain_alloc_irqs_parent(d
, virq
, nr_irqs
, &parent_fwspec
);
476 static void stm32_gpio_domain_free(struct irq_domain
*d
, unsigned int virq
,
477 unsigned int nr_irqs
)
479 struct stm32_gpio_bank
*bank
= d
->host_data
;
480 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
481 struct irq_data
*irq_data
= irq_domain_get_irq_data(d
, virq
);
482 unsigned long flags
, hwirq
= irq_data
->hwirq
;
484 irq_domain_free_irqs_common(d
, virq
, nr_irqs
);
486 spin_lock_irqsave(&pctl
->irqmux_lock
, flags
);
487 pctl
->irqmux_map
&= ~BIT(hwirq
);
488 spin_unlock_irqrestore(&pctl
->irqmux_lock
, flags
);
491 static const struct irq_domain_ops stm32_gpio_domain_ops
= {
492 .translate
= stm32_gpio_domain_translate
,
493 .alloc
= stm32_gpio_domain_alloc
,
494 .free
= stm32_gpio_domain_free
,
495 .activate
= stm32_gpio_domain_activate
,
498 /* Pinctrl functions */
499 static struct stm32_pinctrl_group
*
500 stm32_pctrl_find_group_by_pin(struct stm32_pinctrl
*pctl
, u32 pin
)
504 for (i
= 0; i
< pctl
->ngroups
; i
++) {
505 struct stm32_pinctrl_group
*grp
= pctl
->groups
+ i
;
514 static bool stm32_pctrl_is_function_valid(struct stm32_pinctrl
*pctl
,
515 u32 pin_num
, u32 fnum
)
519 for (i
= 0; i
< pctl
->npins
; i
++) {
520 const struct stm32_desc_pin
*pin
= pctl
->pins
+ i
;
521 const struct stm32_desc_function
*func
= pin
->functions
;
523 if (pin
->pin
.number
!= pin_num
)
526 while (func
&& func
->name
) {
527 if (func
->num
== fnum
)
535 dev_err(pctl
->dev
, "invalid function %d on pin %d .\n", fnum
, pin_num
);
540 static int stm32_pctrl_dt_node_to_map_func(struct stm32_pinctrl
*pctl
,
541 u32 pin
, u32 fnum
, struct stm32_pinctrl_group
*grp
,
542 struct pinctrl_map
**map
, unsigned *reserved_maps
,
545 if (*num_maps
== *reserved_maps
)
548 (*map
)[*num_maps
].type
= PIN_MAP_TYPE_MUX_GROUP
;
549 (*map
)[*num_maps
].data
.mux
.group
= grp
->name
;
551 if (!stm32_pctrl_is_function_valid(pctl
, pin
, fnum
))
554 (*map
)[*num_maps
].data
.mux
.function
= stm32_gpio_functions
[fnum
];
560 static int stm32_pctrl_dt_subnode_to_map(struct pinctrl_dev
*pctldev
,
561 struct device_node
*node
,
562 struct pinctrl_map
**map
,
563 unsigned *reserved_maps
,
566 struct stm32_pinctrl
*pctl
;
567 struct stm32_pinctrl_group
*grp
;
568 struct property
*pins
;
569 u32 pinfunc
, pin
, func
;
570 unsigned long *configs
;
571 unsigned int num_configs
;
573 unsigned reserve
= 0;
574 int num_pins
, num_funcs
, maps_per_pin
, i
, err
= 0;
576 pctl
= pinctrl_dev_get_drvdata(pctldev
);
578 pins
= of_find_property(node
, "pinmux", NULL
);
580 dev_err(pctl
->dev
, "missing pins property in node %pOFn .\n",
585 err
= pinconf_generic_parse_dt_config(node
, pctldev
, &configs
,
593 num_pins
= pins
->length
/ sizeof(u32
);
594 num_funcs
= num_pins
;
598 if (has_config
&& num_pins
>= 1)
601 if (!num_pins
|| !maps_per_pin
) {
606 reserve
= num_pins
* maps_per_pin
;
608 err
= pinctrl_utils_reserve_map(pctldev
, map
,
609 reserved_maps
, num_maps
, reserve
);
613 for (i
= 0; i
< num_pins
; i
++) {
614 err
= of_property_read_u32_index(node
, "pinmux",
619 pin
= STM32_GET_PIN_NO(pinfunc
);
620 func
= STM32_GET_PIN_FUNC(pinfunc
);
622 if (!stm32_pctrl_is_function_valid(pctl
, pin
, func
)) {
627 grp
= stm32_pctrl_find_group_by_pin(pctl
, pin
);
629 dev_err(pctl
->dev
, "unable to match pin %d to group\n",
635 err
= stm32_pctrl_dt_node_to_map_func(pctl
, pin
, func
, grp
, map
,
636 reserved_maps
, num_maps
);
641 err
= pinctrl_utils_add_map_configs(pctldev
, map
,
642 reserved_maps
, num_maps
, grp
->name
,
643 configs
, num_configs
,
644 PIN_MAP_TYPE_CONFIGS_GROUP
);
655 static int stm32_pctrl_dt_node_to_map(struct pinctrl_dev
*pctldev
,
656 struct device_node
*np_config
,
657 struct pinctrl_map
**map
, unsigned *num_maps
)
659 struct device_node
*np
;
660 unsigned reserved_maps
;
667 for_each_child_of_node(np_config
, np
) {
668 ret
= stm32_pctrl_dt_subnode_to_map(pctldev
, np
, map
,
669 &reserved_maps
, num_maps
);
671 pinctrl_utils_free_map(pctldev
, *map
, *num_maps
);
680 static int stm32_pctrl_get_groups_count(struct pinctrl_dev
*pctldev
)
682 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
684 return pctl
->ngroups
;
687 static const char *stm32_pctrl_get_group_name(struct pinctrl_dev
*pctldev
,
690 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
692 return pctl
->groups
[group
].name
;
695 static int stm32_pctrl_get_group_pins(struct pinctrl_dev
*pctldev
,
697 const unsigned **pins
,
700 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
702 *pins
= (unsigned *)&pctl
->groups
[group
].pin
;
708 static const struct pinctrl_ops stm32_pctrl_ops
= {
709 .dt_node_to_map
= stm32_pctrl_dt_node_to_map
,
710 .dt_free_map
= pinctrl_utils_free_map
,
711 .get_groups_count
= stm32_pctrl_get_groups_count
,
712 .get_group_name
= stm32_pctrl_get_group_name
,
713 .get_group_pins
= stm32_pctrl_get_group_pins
,
717 /* Pinmux functions */
719 static int stm32_pmx_get_funcs_cnt(struct pinctrl_dev
*pctldev
)
721 return ARRAY_SIZE(stm32_gpio_functions
);
724 static const char *stm32_pmx_get_func_name(struct pinctrl_dev
*pctldev
,
727 return stm32_gpio_functions
[selector
];
730 static int stm32_pmx_get_func_groups(struct pinctrl_dev
*pctldev
,
732 const char * const **groups
,
733 unsigned * const num_groups
)
735 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
737 *groups
= pctl
->grp_names
;
738 *num_groups
= pctl
->ngroups
;
743 static int stm32_pmx_set_mode(struct stm32_gpio_bank
*bank
,
744 int pin
, u32 mode
, u32 alt
)
746 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
748 int alt_shift
= (pin
% 8) * 4;
749 int alt_offset
= STM32_GPIO_AFRL
+ (pin
/ 8) * 4;
753 clk_enable(bank
->clk
);
754 spin_lock_irqsave(&bank
->lock
, flags
);
757 err
= hwspin_lock_timeout_in_atomic(pctl
->hwlock
,
760 dev_err(pctl
->dev
, "Can't get hwspinlock\n");
765 val
= readl_relaxed(bank
->base
+ alt_offset
);
766 val
&= ~GENMASK(alt_shift
+ 3, alt_shift
);
767 val
|= (alt
<< alt_shift
);
768 writel_relaxed(val
, bank
->base
+ alt_offset
);
770 val
= readl_relaxed(bank
->base
+ STM32_GPIO_MODER
);
771 val
&= ~GENMASK(pin
* 2 + 1, pin
* 2);
772 val
|= mode
<< (pin
* 2);
773 writel_relaxed(val
, bank
->base
+ STM32_GPIO_MODER
);
776 hwspin_unlock_in_atomic(pctl
->hwlock
);
778 stm32_gpio_backup_mode(bank
, pin
, mode
, alt
);
781 spin_unlock_irqrestore(&bank
->lock
, flags
);
782 clk_disable(bank
->clk
);
787 void stm32_pmx_get_mode(struct stm32_gpio_bank
*bank
, int pin
, u32
*mode
,
791 int alt_shift
= (pin
% 8) * 4;
792 int alt_offset
= STM32_GPIO_AFRL
+ (pin
/ 8) * 4;
795 clk_enable(bank
->clk
);
796 spin_lock_irqsave(&bank
->lock
, flags
);
798 val
= readl_relaxed(bank
->base
+ alt_offset
);
799 val
&= GENMASK(alt_shift
+ 3, alt_shift
);
800 *alt
= val
>> alt_shift
;
802 val
= readl_relaxed(bank
->base
+ STM32_GPIO_MODER
);
803 val
&= GENMASK(pin
* 2 + 1, pin
* 2);
804 *mode
= val
>> (pin
* 2);
806 spin_unlock_irqrestore(&bank
->lock
, flags
);
807 clk_disable(bank
->clk
);
810 static int stm32_pmx_set_mux(struct pinctrl_dev
*pctldev
,
815 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
816 struct stm32_pinctrl_group
*g
= pctl
->groups
+ group
;
817 struct pinctrl_gpio_range
*range
;
818 struct stm32_gpio_bank
*bank
;
822 ret
= stm32_pctrl_is_function_valid(pctl
, g
->pin
, function
);
826 range
= pinctrl_find_gpio_range_from_pin(pctldev
, g
->pin
);
828 dev_err(pctl
->dev
, "No gpio range defined.\n");
832 bank
= gpiochip_get_data(range
->gc
);
833 pin
= stm32_gpio_pin(g
->pin
);
835 mode
= stm32_gpio_get_mode(function
);
836 alt
= stm32_gpio_get_alt(function
);
838 return stm32_pmx_set_mode(bank
, pin
, mode
, alt
);
841 static int stm32_pmx_gpio_set_direction(struct pinctrl_dev
*pctldev
,
842 struct pinctrl_gpio_range
*range
, unsigned gpio
,
845 struct stm32_gpio_bank
*bank
= gpiochip_get_data(range
->gc
);
846 int pin
= stm32_gpio_pin(gpio
);
848 return stm32_pmx_set_mode(bank
, pin
, !input
, 0);
851 static const struct pinmux_ops stm32_pmx_ops
= {
852 .get_functions_count
= stm32_pmx_get_funcs_cnt
,
853 .get_function_name
= stm32_pmx_get_func_name
,
854 .get_function_groups
= stm32_pmx_get_func_groups
,
855 .set_mux
= stm32_pmx_set_mux
,
856 .gpio_set_direction
= stm32_pmx_gpio_set_direction
,
860 /* Pinconf functions */
862 static int stm32_pconf_set_driving(struct stm32_gpio_bank
*bank
,
863 unsigned offset
, u32 drive
)
865 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
870 clk_enable(bank
->clk
);
871 spin_lock_irqsave(&bank
->lock
, flags
);
874 err
= hwspin_lock_timeout_in_atomic(pctl
->hwlock
,
877 dev_err(pctl
->dev
, "Can't get hwspinlock\n");
882 val
= readl_relaxed(bank
->base
+ STM32_GPIO_TYPER
);
884 val
|= drive
<< offset
;
885 writel_relaxed(val
, bank
->base
+ STM32_GPIO_TYPER
);
888 hwspin_unlock_in_atomic(pctl
->hwlock
);
890 stm32_gpio_backup_driving(bank
, offset
, drive
);
893 spin_unlock_irqrestore(&bank
->lock
, flags
);
894 clk_disable(bank
->clk
);
899 static u32
stm32_pconf_get_driving(struct stm32_gpio_bank
*bank
,
905 clk_enable(bank
->clk
);
906 spin_lock_irqsave(&bank
->lock
, flags
);
908 val
= readl_relaxed(bank
->base
+ STM32_GPIO_TYPER
);
911 spin_unlock_irqrestore(&bank
->lock
, flags
);
912 clk_disable(bank
->clk
);
914 return (val
>> offset
);
917 static int stm32_pconf_set_speed(struct stm32_gpio_bank
*bank
,
918 unsigned offset
, u32 speed
)
920 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
925 clk_enable(bank
->clk
);
926 spin_lock_irqsave(&bank
->lock
, flags
);
929 err
= hwspin_lock_timeout_in_atomic(pctl
->hwlock
,
932 dev_err(pctl
->dev
, "Can't get hwspinlock\n");
937 val
= readl_relaxed(bank
->base
+ STM32_GPIO_SPEEDR
);
938 val
&= ~GENMASK(offset
* 2 + 1, offset
* 2);
939 val
|= speed
<< (offset
* 2);
940 writel_relaxed(val
, bank
->base
+ STM32_GPIO_SPEEDR
);
943 hwspin_unlock_in_atomic(pctl
->hwlock
);
945 stm32_gpio_backup_speed(bank
, offset
, speed
);
948 spin_unlock_irqrestore(&bank
->lock
, flags
);
949 clk_disable(bank
->clk
);
954 static u32
stm32_pconf_get_speed(struct stm32_gpio_bank
*bank
,
960 clk_enable(bank
->clk
);
961 spin_lock_irqsave(&bank
->lock
, flags
);
963 val
= readl_relaxed(bank
->base
+ STM32_GPIO_SPEEDR
);
964 val
&= GENMASK(offset
* 2 + 1, offset
* 2);
966 spin_unlock_irqrestore(&bank
->lock
, flags
);
967 clk_disable(bank
->clk
);
969 return (val
>> (offset
* 2));
972 static int stm32_pconf_set_bias(struct stm32_gpio_bank
*bank
,
973 unsigned offset
, u32 bias
)
975 struct stm32_pinctrl
*pctl
= dev_get_drvdata(bank
->gpio_chip
.parent
);
980 clk_enable(bank
->clk
);
981 spin_lock_irqsave(&bank
->lock
, flags
);
984 err
= hwspin_lock_timeout_in_atomic(pctl
->hwlock
,
987 dev_err(pctl
->dev
, "Can't get hwspinlock\n");
992 val
= readl_relaxed(bank
->base
+ STM32_GPIO_PUPDR
);
993 val
&= ~GENMASK(offset
* 2 + 1, offset
* 2);
994 val
|= bias
<< (offset
* 2);
995 writel_relaxed(val
, bank
->base
+ STM32_GPIO_PUPDR
);
998 hwspin_unlock_in_atomic(pctl
->hwlock
);
1000 stm32_gpio_backup_bias(bank
, offset
, bias
);
1003 spin_unlock_irqrestore(&bank
->lock
, flags
);
1004 clk_disable(bank
->clk
);
1009 static u32
stm32_pconf_get_bias(struct stm32_gpio_bank
*bank
,
1010 unsigned int offset
)
1012 unsigned long flags
;
1015 clk_enable(bank
->clk
);
1016 spin_lock_irqsave(&bank
->lock
, flags
);
1018 val
= readl_relaxed(bank
->base
+ STM32_GPIO_PUPDR
);
1019 val
&= GENMASK(offset
* 2 + 1, offset
* 2);
1021 spin_unlock_irqrestore(&bank
->lock
, flags
);
1022 clk_disable(bank
->clk
);
1024 return (val
>> (offset
* 2));
1027 static bool stm32_pconf_get(struct stm32_gpio_bank
*bank
,
1028 unsigned int offset
, bool dir
)
1030 unsigned long flags
;
1033 clk_enable(bank
->clk
);
1034 spin_lock_irqsave(&bank
->lock
, flags
);
1037 val
= !!(readl_relaxed(bank
->base
+ STM32_GPIO_IDR
) &
1040 val
= !!(readl_relaxed(bank
->base
+ STM32_GPIO_ODR
) &
1043 spin_unlock_irqrestore(&bank
->lock
, flags
);
1044 clk_disable(bank
->clk
);
1049 static int stm32_pconf_parse_conf(struct pinctrl_dev
*pctldev
,
1050 unsigned int pin
, enum pin_config_param param
,
1051 enum pin_config_param arg
)
1053 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
1054 struct pinctrl_gpio_range
*range
;
1055 struct stm32_gpio_bank
*bank
;
1056 int offset
, ret
= 0;
1058 range
= pinctrl_find_gpio_range_from_pin_nolock(pctldev
, pin
);
1060 dev_err(pctl
->dev
, "No gpio range defined.\n");
1064 bank
= gpiochip_get_data(range
->gc
);
1065 offset
= stm32_gpio_pin(pin
);
1068 case PIN_CONFIG_DRIVE_PUSH_PULL
:
1069 ret
= stm32_pconf_set_driving(bank
, offset
, 0);
1071 case PIN_CONFIG_DRIVE_OPEN_DRAIN
:
1072 ret
= stm32_pconf_set_driving(bank
, offset
, 1);
1074 case PIN_CONFIG_SLEW_RATE
:
1075 ret
= stm32_pconf_set_speed(bank
, offset
, arg
);
1077 case PIN_CONFIG_BIAS_DISABLE
:
1078 ret
= stm32_pconf_set_bias(bank
, offset
, 0);
1080 case PIN_CONFIG_BIAS_PULL_UP
:
1081 ret
= stm32_pconf_set_bias(bank
, offset
, 1);
1083 case PIN_CONFIG_BIAS_PULL_DOWN
:
1084 ret
= stm32_pconf_set_bias(bank
, offset
, 2);
1086 case PIN_CONFIG_OUTPUT
:
1087 __stm32_gpio_set(bank
, offset
, arg
);
1088 ret
= stm32_pmx_gpio_set_direction(pctldev
, range
, pin
, false);
1097 static int stm32_pconf_group_get(struct pinctrl_dev
*pctldev
,
1099 unsigned long *config
)
1101 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
1103 *config
= pctl
->groups
[group
].config
;
1108 static int stm32_pconf_group_set(struct pinctrl_dev
*pctldev
, unsigned group
,
1109 unsigned long *configs
, unsigned num_configs
)
1111 struct stm32_pinctrl
*pctl
= pinctrl_dev_get_drvdata(pctldev
);
1112 struct stm32_pinctrl_group
*g
= &pctl
->groups
[group
];
1115 for (i
= 0; i
< num_configs
; i
++) {
1116 mutex_lock(&pctldev
->mutex
);
1117 ret
= stm32_pconf_parse_conf(pctldev
, g
->pin
,
1118 pinconf_to_config_param(configs
[i
]),
1119 pinconf_to_config_argument(configs
[i
]));
1120 mutex_unlock(&pctldev
->mutex
);
1124 g
->config
= configs
[i
];
1130 static int stm32_pconf_set(struct pinctrl_dev
*pctldev
, unsigned int pin
,
1131 unsigned long *configs
, unsigned int num_configs
)
1135 for (i
= 0; i
< num_configs
; i
++) {
1136 ret
= stm32_pconf_parse_conf(pctldev
, pin
,
1137 pinconf_to_config_param(configs
[i
]),
1138 pinconf_to_config_argument(configs
[i
]));
1146 static void stm32_pconf_dbg_show(struct pinctrl_dev
*pctldev
,
1150 struct pinctrl_gpio_range
*range
;
1151 struct stm32_gpio_bank
*bank
;
1153 u32 mode
, alt
, drive
, speed
, bias
;
1154 static const char * const modes
[] = {
1155 "input", "output", "alternate", "analog" };
1156 static const char * const speeds
[] = {
1157 "low", "medium", "high", "very high" };
1158 static const char * const biasing
[] = {
1159 "floating", "pull up", "pull down", "" };
1162 range
= pinctrl_find_gpio_range_from_pin_nolock(pctldev
, pin
);
1166 bank
= gpiochip_get_data(range
->gc
);
1167 offset
= stm32_gpio_pin(pin
);
1169 stm32_pmx_get_mode(bank
, offset
, &mode
, &alt
);
1170 bias
= stm32_pconf_get_bias(bank
, offset
);
1172 seq_printf(s
, "%s ", modes
[mode
]);
1177 val
= stm32_pconf_get(bank
, offset
, true);
1178 seq_printf(s
, "- %s - %s",
1179 val
? "high" : "low",
1185 drive
= stm32_pconf_get_driving(bank
, offset
);
1186 speed
= stm32_pconf_get_speed(bank
, offset
);
1187 val
= stm32_pconf_get(bank
, offset
, false);
1188 seq_printf(s
, "- %s - %s - %s - %s %s",
1189 val
? "high" : "low",
1190 drive
? "open drain" : "push pull",
1192 speeds
[speed
], "speed");
1197 drive
= stm32_pconf_get_driving(bank
, offset
);
1198 speed
= stm32_pconf_get_speed(bank
, offset
);
1199 seq_printf(s
, "%d - %s - %s - %s %s", alt
,
1200 drive
? "open drain" : "push pull",
1202 speeds
[speed
], "speed");
1211 static const struct pinconf_ops stm32_pconf_ops
= {
1212 .pin_config_group_get
= stm32_pconf_group_get
,
1213 .pin_config_group_set
= stm32_pconf_group_set
,
1214 .pin_config_set
= stm32_pconf_set
,
1215 .pin_config_dbg_show
= stm32_pconf_dbg_show
,
1218 static int stm32_gpiolib_register_bank(struct stm32_pinctrl
*pctl
,
1219 struct device_node
*np
)
1221 struct stm32_gpio_bank
*bank
= &pctl
->banks
[pctl
->nbanks
];
1223 struct pinctrl_gpio_range
*range
= &bank
->range
;
1224 struct of_phandle_args args
;
1225 struct device
*dev
= pctl
->dev
;
1226 struct resource res
;
1227 int npins
= STM32_GPIO_PINS_PER_BANK
;
1228 int bank_nr
, err
, i
= 0;
1230 if (!IS_ERR(bank
->rstc
))
1231 reset_control_deassert(bank
->rstc
);
1233 if (of_address_to_resource(np
, 0, &res
))
1236 bank
->base
= devm_ioremap_resource(dev
, &res
);
1237 if (IS_ERR(bank
->base
))
1238 return PTR_ERR(bank
->base
);
1240 err
= clk_prepare(bank
->clk
);
1242 dev_err(dev
, "failed to prepare clk (%d)\n", err
);
1246 bank
->gpio_chip
= stm32_gpio_template
;
1248 of_property_read_string(np
, "st,bank-name", &bank
->gpio_chip
.label
);
1250 if (!of_parse_phandle_with_fixed_args(np
, "gpio-ranges", 3, i
, &args
)) {
1251 bank_nr
= args
.args
[1] / STM32_GPIO_PINS_PER_BANK
;
1252 bank
->gpio_chip
.base
= args
.args
[1];
1254 npins
= args
.args
[2];
1255 while (!of_parse_phandle_with_fixed_args(np
, "gpio-ranges", 3,
1257 npins
+= args
.args
[2];
1259 bank_nr
= pctl
->nbanks
;
1260 bank
->gpio_chip
.base
= bank_nr
* STM32_GPIO_PINS_PER_BANK
;
1261 range
->name
= bank
->gpio_chip
.label
;
1262 range
->id
= bank_nr
;
1263 range
->pin_base
= range
->id
* STM32_GPIO_PINS_PER_BANK
;
1264 range
->base
= range
->id
* STM32_GPIO_PINS_PER_BANK
;
1265 range
->npins
= npins
;
1266 range
->gc
= &bank
->gpio_chip
;
1267 pinctrl_add_gpio_range(pctl
->pctl_dev
,
1268 &pctl
->banks
[bank_nr
].range
);
1271 if (of_property_read_u32(np
, "st,bank-ioport", &bank_ioport_nr
))
1272 bank_ioport_nr
= bank_nr
;
1274 bank
->gpio_chip
.base
= bank_nr
* STM32_GPIO_PINS_PER_BANK
;
1276 bank
->gpio_chip
.ngpio
= npins
;
1277 bank
->gpio_chip
.of_node
= np
;
1278 bank
->gpio_chip
.parent
= dev
;
1279 bank
->bank_nr
= bank_nr
;
1280 bank
->bank_ioport_nr
= bank_ioport_nr
;
1281 spin_lock_init(&bank
->lock
);
1283 /* create irq hierarchical domain */
1284 bank
->fwnode
= of_node_to_fwnode(np
);
1286 bank
->domain
= irq_domain_create_hierarchy(pctl
->domain
, 0,
1287 STM32_GPIO_IRQ_LINE
, bank
->fwnode
,
1288 &stm32_gpio_domain_ops
, bank
);
1293 err
= gpiochip_add_data(&bank
->gpio_chip
, bank
);
1295 dev_err(dev
, "Failed to add gpiochip(%d)!\n", bank_nr
);
1299 dev_info(dev
, "%s bank added\n", bank
->gpio_chip
.label
);
1303 static struct irq_domain
*stm32_pctrl_get_irq_domain(struct device_node
*np
)
1305 struct device_node
*parent
;
1306 struct irq_domain
*domain
;
1308 if (!of_find_property(np
, "interrupt-parent", NULL
))
1311 parent
= of_irq_find_parent(np
);
1313 return ERR_PTR(-ENXIO
);
1315 domain
= irq_find_host(parent
);
1317 /* domain not registered yet */
1318 return ERR_PTR(-EPROBE_DEFER
);
1323 static int stm32_pctrl_dt_setup_irq(struct platform_device
*pdev
,
1324 struct stm32_pinctrl
*pctl
)
1326 struct device_node
*np
= pdev
->dev
.of_node
;
1327 struct device
*dev
= &pdev
->dev
;
1330 int mask
, mask_width
;
1332 pctl
->regmap
= syscon_regmap_lookup_by_phandle(np
, "st,syscfg");
1333 if (IS_ERR(pctl
->regmap
))
1334 return PTR_ERR(pctl
->regmap
);
1338 ret
= of_property_read_u32_index(np
, "st,syscfg", 1, &offset
);
1342 ret
= of_property_read_u32_index(np
, "st,syscfg", 2, &mask
);
1344 mask
= SYSCFG_IRQMUX_MASK
;
1346 mask_width
= fls(mask
);
1348 for (i
= 0; i
< STM32_GPIO_PINS_PER_BANK
; i
++) {
1349 struct reg_field mux
;
1351 mux
.reg
= offset
+ (i
/ 4) * 4;
1352 mux
.lsb
= (i
% 4) * mask_width
;
1353 mux
.msb
= mux
.lsb
+ mask_width
- 1;
1355 dev_dbg(dev
, "irqmux%d: reg:%#x, lsb:%d, msb:%d\n",
1356 i
, mux
.reg
, mux
.lsb
, mux
.msb
);
1358 pctl
->irqmux
[i
] = devm_regmap_field_alloc(dev
, rm
, mux
);
1359 if (IS_ERR(pctl
->irqmux
[i
]))
1360 return PTR_ERR(pctl
->irqmux
[i
]);
1366 static int stm32_pctrl_build_state(struct platform_device
*pdev
)
1368 struct stm32_pinctrl
*pctl
= platform_get_drvdata(pdev
);
1371 pctl
->ngroups
= pctl
->npins
;
1373 /* Allocate groups */
1374 pctl
->groups
= devm_kcalloc(&pdev
->dev
, pctl
->ngroups
,
1375 sizeof(*pctl
->groups
), GFP_KERNEL
);
1379 /* We assume that one pin is one group, use pin name as group name. */
1380 pctl
->grp_names
= devm_kcalloc(&pdev
->dev
, pctl
->ngroups
,
1381 sizeof(*pctl
->grp_names
), GFP_KERNEL
);
1382 if (!pctl
->grp_names
)
1385 for (i
= 0; i
< pctl
->npins
; i
++) {
1386 const struct stm32_desc_pin
*pin
= pctl
->pins
+ i
;
1387 struct stm32_pinctrl_group
*group
= pctl
->groups
+ i
;
1389 group
->name
= pin
->pin
.name
;
1390 group
->pin
= pin
->pin
.number
;
1391 pctl
->grp_names
[i
] = pin
->pin
.name
;
1397 static int stm32_pctrl_create_pins_tab(struct stm32_pinctrl
*pctl
,
1398 struct stm32_desc_pin
*pins
)
1400 const struct stm32_desc_pin
*p
;
1401 int i
, nb_pins_available
= 0;
1403 for (i
= 0; i
< pctl
->match_data
->npins
; i
++) {
1404 p
= pctl
->match_data
->pins
+ i
;
1405 if (pctl
->pkg
&& !(pctl
->pkg
& p
->pkg
))
1408 pins
->functions
= p
->functions
;
1410 nb_pins_available
++;
1413 pctl
->npins
= nb_pins_available
;
1418 static void stm32_pctl_get_package(struct device_node
*np
,
1419 struct stm32_pinctrl
*pctl
)
1421 if (of_property_read_u32(np
, "st,package", &pctl
->pkg
)) {
1423 dev_warn(pctl
->dev
, "No package detected, use default one\n");
1425 dev_dbg(pctl
->dev
, "package detected: %x\n", pctl
->pkg
);
1429 int stm32_pctl_probe(struct platform_device
*pdev
)
1431 struct device_node
*np
= pdev
->dev
.of_node
;
1432 struct device_node
*child
;
1433 const struct of_device_id
*match
;
1434 struct device
*dev
= &pdev
->dev
;
1435 struct stm32_pinctrl
*pctl
;
1436 struct pinctrl_pin_desc
*pins
;
1437 int i
, ret
, hwlock_id
, banks
= 0;
1442 match
= of_match_device(dev
->driver
->of_match_table
, dev
);
1443 if (!match
|| !match
->data
)
1446 if (!of_find_property(np
, "pins-are-numbered", NULL
)) {
1447 dev_err(dev
, "only support pins-are-numbered format\n");
1451 pctl
= devm_kzalloc(dev
, sizeof(*pctl
), GFP_KERNEL
);
1455 platform_set_drvdata(pdev
, pctl
);
1457 /* check for IRQ controller (may require deferred probe) */
1458 pctl
->domain
= stm32_pctrl_get_irq_domain(np
);
1459 if (IS_ERR(pctl
->domain
))
1460 return PTR_ERR(pctl
->domain
);
1462 /* hwspinlock is optional */
1463 hwlock_id
= of_hwspin_lock_get_id(pdev
->dev
.of_node
, 0);
1464 if (hwlock_id
< 0) {
1465 if (hwlock_id
== -EPROBE_DEFER
)
1468 pctl
->hwlock
= hwspin_lock_request_specific(hwlock_id
);
1471 spin_lock_init(&pctl
->irqmux_lock
);
1474 pctl
->match_data
= match
->data
;
1476 /* get package information */
1477 stm32_pctl_get_package(np
, pctl
);
1479 pctl
->pins
= devm_kcalloc(pctl
->dev
, pctl
->match_data
->npins
,
1480 sizeof(*pctl
->pins
), GFP_KERNEL
);
1484 ret
= stm32_pctrl_create_pins_tab(pctl
, pctl
->pins
);
1488 ret
= stm32_pctrl_build_state(pdev
);
1490 dev_err(dev
, "build state failed: %d\n", ret
);
1495 ret
= stm32_pctrl_dt_setup_irq(pdev
, pctl
);
1500 pins
= devm_kcalloc(&pdev
->dev
, pctl
->npins
, sizeof(*pins
),
1505 for (i
= 0; i
< pctl
->npins
; i
++)
1506 pins
[i
] = pctl
->pins
[i
].pin
;
1508 pctl
->pctl_desc
.name
= dev_name(&pdev
->dev
);
1509 pctl
->pctl_desc
.owner
= THIS_MODULE
;
1510 pctl
->pctl_desc
.pins
= pins
;
1511 pctl
->pctl_desc
.npins
= pctl
->npins
;
1512 pctl
->pctl_desc
.link_consumers
= true;
1513 pctl
->pctl_desc
.confops
= &stm32_pconf_ops
;
1514 pctl
->pctl_desc
.pctlops
= &stm32_pctrl_ops
;
1515 pctl
->pctl_desc
.pmxops
= &stm32_pmx_ops
;
1516 pctl
->dev
= &pdev
->dev
;
1518 pctl
->pctl_dev
= devm_pinctrl_register(&pdev
->dev
, &pctl
->pctl_desc
,
1521 if (IS_ERR(pctl
->pctl_dev
)) {
1522 dev_err(&pdev
->dev
, "Failed pinctrl registration\n");
1523 return PTR_ERR(pctl
->pctl_dev
);
1526 for_each_available_child_of_node(np
, child
)
1527 if (of_property_read_bool(child
, "gpio-controller"))
1531 dev_err(dev
, "at least one GPIO bank is required\n");
1534 pctl
->banks
= devm_kcalloc(dev
, banks
, sizeof(*pctl
->banks
),
1540 for_each_available_child_of_node(np
, child
) {
1541 struct stm32_gpio_bank
*bank
= &pctl
->banks
[i
];
1543 if (of_property_read_bool(child
, "gpio-controller")) {
1544 bank
->rstc
= of_reset_control_get_exclusive(child
,
1546 if (PTR_ERR(bank
->rstc
) == -EPROBE_DEFER
) {
1548 return -EPROBE_DEFER
;
1551 bank
->clk
= of_clk_get_by_name(child
, NULL
);
1552 if (IS_ERR(bank
->clk
)) {
1553 if (PTR_ERR(bank
->clk
) != -EPROBE_DEFER
)
1555 "failed to get clk (%ld)\n",
1556 PTR_ERR(bank
->clk
));
1558 return PTR_ERR(bank
->clk
);
1564 for_each_available_child_of_node(np
, child
) {
1565 if (of_property_read_bool(child
, "gpio-controller")) {
1566 ret
= stm32_gpiolib_register_bank(pctl
, child
);
1576 dev_info(dev
, "Pinctrl STM32 initialized\n");
1581 static int __maybe_unused
stm32_pinctrl_restore_gpio_regs(
1582 struct stm32_pinctrl
*pctl
, u32 pin
)
1584 const struct pin_desc
*desc
= pin_desc_get(pctl
->pctl_dev
, pin
);
1585 u32 val
, alt
, mode
, offset
= stm32_gpio_pin(pin
);
1586 struct pinctrl_gpio_range
*range
;
1587 struct stm32_gpio_bank
*bank
;
1591 range
= pinctrl_find_gpio_range_from_pin(pctl
->pctl_dev
, pin
);
1595 pin_is_irq
= gpiochip_line_is_irq(range
->gc
, offset
);
1597 if (!desc
|| (!pin_is_irq
&& !desc
->gpio_owner
))
1600 bank
= gpiochip_get_data(range
->gc
);
1602 alt
= bank
->pin_backup
[offset
] & STM32_GPIO_BKP_ALT_MASK
;
1603 alt
>>= STM32_GPIO_BKP_ALT_SHIFT
;
1604 mode
= bank
->pin_backup
[offset
] & STM32_GPIO_BKP_MODE_MASK
;
1605 mode
>>= STM32_GPIO_BKP_MODE_SHIFT
;
1607 ret
= stm32_pmx_set_mode(bank
, offset
, mode
, alt
);
1612 val
= bank
->pin_backup
[offset
] & BIT(STM32_GPIO_BKP_VAL
);
1613 val
= val
>> STM32_GPIO_BKP_VAL
;
1614 __stm32_gpio_set(bank
, offset
, val
);
1617 val
= bank
->pin_backup
[offset
] & BIT(STM32_GPIO_BKP_TYPE
);
1618 val
>>= STM32_GPIO_BKP_TYPE
;
1619 ret
= stm32_pconf_set_driving(bank
, offset
, val
);
1623 val
= bank
->pin_backup
[offset
] & STM32_GPIO_BKP_SPEED_MASK
;
1624 val
>>= STM32_GPIO_BKP_SPEED_SHIFT
;
1625 ret
= stm32_pconf_set_speed(bank
, offset
, val
);
1629 val
= bank
->pin_backup
[offset
] & STM32_GPIO_BKP_PUPD_MASK
;
1630 val
>>= STM32_GPIO_BKP_PUPD_SHIFT
;
1631 ret
= stm32_pconf_set_bias(bank
, offset
, val
);
1636 regmap_field_write(pctl
->irqmux
[offset
], bank
->bank_ioport_nr
);
1641 int __maybe_unused
stm32_pinctrl_resume(struct device
*dev
)
1643 struct stm32_pinctrl
*pctl
= dev_get_drvdata(dev
);
1644 struct stm32_pinctrl_group
*g
= pctl
->groups
;
1647 for (i
= 0; i
< pctl
->ngroups
; i
++, g
++)
1648 stm32_pinctrl_restore_gpio_regs(pctl
, g
->pin
);