]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - drivers/scsi/lpfc/lpfc.h
efi/arm: Fix boot crash with CONFIG_CPUMASK_OFFSTACK=y
[mirror_ubuntu-artful-kernel.git] / drivers / scsi / lpfc / lpfc.h
1 /*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
3 * Fibre Channel Host Bus Adapters. *
4 * Copyright (C) 2004-2016 Emulex. All rights reserved. *
5 * EMULEX and SLI are trademarks of Emulex. *
6 * www.emulex.com *
7 * Portions Copyright (C) 2004-2005 Christoph Hellwig *
8 * *
9 * This program is free software; you can redistribute it and/or *
10 * modify it under the terms of version 2 of the GNU General *
11 * Public License as published by the Free Software Foundation. *
12 * This program is distributed in the hope that it will be useful. *
13 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
14 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
15 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
16 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
17 * TO BE LEGALLY INVALID. See the GNU General Public License for *
18 * more details, a copy of which can be found in the file COPYING *
19 * included with this package. *
20 *******************************************************************/
21
22 #include <scsi/scsi_host.h>
23
24 #if defined(CONFIG_DEBUG_FS) && !defined(CONFIG_SCSI_LPFC_DEBUG_FS)
25 #define CONFIG_SCSI_LPFC_DEBUG_FS
26 #endif
27
28 struct lpfc_sli2_slim;
29
30 #define ELX_MODEL_NAME_SIZE 80
31
32 #define LPFC_PCI_DEV_LP 0x1
33 #define LPFC_PCI_DEV_OC 0x2
34
35 #define LPFC_SLI_REV2 2
36 #define LPFC_SLI_REV3 3
37 #define LPFC_SLI_REV4 4
38
39 #define LPFC_MAX_TARGET 4096 /* max number of targets supported */
40 #define LPFC_MAX_DISC_THREADS 64 /* max outstanding discovery els
41 requests */
42 #define LPFC_MAX_NS_RETRY 3 /* Number of retry attempts to contact
43 the NameServer before giving up. */
44 #define LPFC_CMD_PER_LUN 3 /* max outstanding cmds per lun */
45 #define LPFC_DEFAULT_SG_SEG_CNT 64 /* sg element count per scsi cmnd */
46 #define LPFC_DEFAULT_MENLO_SG_SEG_CNT 128 /* sg element count per scsi
47 cmnd for menlo needs nearly twice as for firmware
48 downloads using bsg */
49
50 #define LPFC_MIN_SG_SLI4_BUF_SZ 0x800 /* based on LPFC_DEFAULT_SG_SEG_CNT */
51 #define LPFC_MAX_SG_SLI4_SEG_CNT_DIF 128 /* sg element count per scsi cmnd */
52 #define LPFC_MAX_SG_SEG_CNT_DIF 512 /* sg element count per scsi cmnd */
53 #define LPFC_MAX_SG_SEG_CNT 4096 /* sg element count per scsi cmnd */
54 #define LPFC_MAX_SGL_SEG_CNT 512 /* SGL element count per scsi cmnd */
55 #define LPFC_MAX_BPL_SEG_CNT 4096 /* BPL element count per scsi cmnd */
56
57 #define LPFC_MAX_SGE_SIZE 0x80000000 /* Maximum data allowed in a SGE */
58 #define LPFC_IOCB_LIST_CNT 2250 /* list of IOCBs for fast-path usage. */
59 #define LPFC_Q_RAMP_UP_INTERVAL 120 /* lun q_depth ramp up interval */
60 #define LPFC_VNAME_LEN 100 /* vport symbolic name length */
61 #define LPFC_TGTQ_INTERVAL 40000 /* Min amount of time between tgt
62 queue depth change in millisecs */
63 #define LPFC_TGTQ_RAMPUP_PCENT 5 /* Target queue rampup in percentage */
64 #define LPFC_MIN_TGT_QDEPTH 10
65 #define LPFC_MAX_TGT_QDEPTH 0xFFFF
66
67 #define LPFC_MAX_BUCKET_COUNT 20 /* Maximum no. of buckets for stat data
68 collection. */
69 /*
70 * Following time intervals are used of adjusting SCSI device
71 * queue depths when there are driver resource error or Firmware
72 * resource error.
73 */
74 /* 1 Second */
75 #define QUEUE_RAMP_DOWN_INTERVAL (msecs_to_jiffies(1000 * 1))
76
77 /* Number of exchanges reserved for discovery to complete */
78 #define LPFC_DISC_IOCB_BUFF_COUNT 20
79
80 #define LPFC_HB_MBOX_INTERVAL 5 /* Heart beat interval in seconds. */
81 #define LPFC_HB_MBOX_TIMEOUT 30 /* Heart beat timeout in seconds. */
82
83 #define LPFC_LOOK_AHEAD_OFF 0 /* Look ahead logic is turned off */
84
85 /* Error Attention event polling interval */
86 #define LPFC_ERATT_POLL_INTERVAL 5 /* EATT poll interval in seconds */
87
88 /* Define macros for 64 bit support */
89 #define putPaddrLow(addr) ((uint32_t) (0xffffffff & (u64)(addr)))
90 #define putPaddrHigh(addr) ((uint32_t) (0xffffffff & (((u64)(addr))>>32)))
91 #define getPaddr(high, low) ((dma_addr_t)( \
92 (( (u64)(high)<<16 ) << 16)|( (u64)(low))))
93 /* Provide maximum configuration definitions. */
94 #define LPFC_DRVR_TIMEOUT 16 /* driver iocb timeout value in sec */
95 #define FC_MAX_ADPTMSG 64
96
97 #define MAX_HBAEVT 32
98
99 /* Number of MSI-X vectors the driver uses */
100 #define LPFC_MSIX_VECTORS 2
101
102 /* lpfc wait event data ready flag */
103 #define LPFC_DATA_READY (1<<0)
104
105 /* queue dump line buffer size */
106 #define LPFC_LBUF_SZ 128
107
108 /* mailbox system shutdown options */
109 #define LPFC_MBX_NO_WAIT 0
110 #define LPFC_MBX_WAIT 1
111
112 enum lpfc_polling_flags {
113 ENABLE_FCP_RING_POLLING = 0x1,
114 DISABLE_FCP_RING_INT = 0x2
115 };
116
117 /* Provide DMA memory definitions the driver uses per port instance. */
118 struct lpfc_dmabuf {
119 struct list_head list;
120 void *virt; /* virtual address ptr */
121 dma_addr_t phys; /* mapped address */
122 uint32_t buffer_tag; /* used for tagged queue ring */
123 };
124
125 struct lpfc_dma_pool {
126 struct lpfc_dmabuf *elements;
127 uint32_t max_count;
128 uint32_t current_count;
129 };
130
131 struct hbq_dmabuf {
132 struct lpfc_dmabuf hbuf;
133 struct lpfc_dmabuf dbuf;
134 uint32_t size;
135 uint32_t tag;
136 struct lpfc_cq_event cq_event;
137 unsigned long time_stamp;
138 };
139
140 /* Priority bit. Set value to exceed low water mark in lpfc_mem. */
141 #define MEM_PRI 0x100
142
143
144 /****************************************************************************/
145 /* Device VPD save area */
146 /****************************************************************************/
147 typedef struct lpfc_vpd {
148 uint32_t status; /* vpd status value */
149 uint32_t length; /* number of bytes actually returned */
150 struct {
151 uint32_t rsvd1; /* Revision numbers */
152 uint32_t biuRev;
153 uint32_t smRev;
154 uint32_t smFwRev;
155 uint32_t endecRev;
156 uint16_t rBit;
157 uint8_t fcphHigh;
158 uint8_t fcphLow;
159 uint8_t feaLevelHigh;
160 uint8_t feaLevelLow;
161 uint32_t postKernRev;
162 uint32_t opFwRev;
163 uint8_t opFwName[16];
164 uint32_t sli1FwRev;
165 uint8_t sli1FwName[16];
166 uint32_t sli2FwRev;
167 uint8_t sli2FwName[16];
168 } rev;
169 struct {
170 #ifdef __BIG_ENDIAN_BITFIELD
171 uint32_t rsvd3 :19; /* Reserved */
172 uint32_t cdss : 1; /* Configure Data Security SLI */
173 uint32_t rsvd2 : 3; /* Reserved */
174 uint32_t cbg : 1; /* Configure BlockGuard */
175 uint32_t cmv : 1; /* Configure Max VPIs */
176 uint32_t ccrp : 1; /* Config Command Ring Polling */
177 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
178 uint32_t chbs : 1; /* Cofigure Host Backing store */
179 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
180 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
181 uint32_t cmx : 1; /* Configure Max XRIs */
182 uint32_t cmr : 1; /* Configure Max RPIs */
183 #else /* __LITTLE_ENDIAN */
184 uint32_t cmr : 1; /* Configure Max RPIs */
185 uint32_t cmx : 1; /* Configure Max XRIs */
186 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
187 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
188 uint32_t chbs : 1; /* Cofigure Host Backing store */
189 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
190 uint32_t ccrp : 1; /* Config Command Ring Polling */
191 uint32_t cmv : 1; /* Configure Max VPIs */
192 uint32_t cbg : 1; /* Configure BlockGuard */
193 uint32_t rsvd2 : 3; /* Reserved */
194 uint32_t cdss : 1; /* Configure Data Security SLI */
195 uint32_t rsvd3 :19; /* Reserved */
196 #endif
197 } sli3Feat;
198 } lpfc_vpd_t;
199
200 struct lpfc_scsi_buf;
201
202
203 /*
204 * lpfc stat counters
205 */
206 struct lpfc_stats {
207 /* Statistics for ELS commands */
208 uint32_t elsLogiCol;
209 uint32_t elsRetryExceeded;
210 uint32_t elsXmitRetry;
211 uint32_t elsDelayRetry;
212 uint32_t elsRcvDrop;
213 uint32_t elsRcvFrame;
214 uint32_t elsRcvRSCN;
215 uint32_t elsRcvRNID;
216 uint32_t elsRcvFARP;
217 uint32_t elsRcvFARPR;
218 uint32_t elsRcvFLOGI;
219 uint32_t elsRcvPLOGI;
220 uint32_t elsRcvADISC;
221 uint32_t elsRcvPDISC;
222 uint32_t elsRcvFAN;
223 uint32_t elsRcvLOGO;
224 uint32_t elsRcvPRLO;
225 uint32_t elsRcvPRLI;
226 uint32_t elsRcvLIRR;
227 uint32_t elsRcvRLS;
228 uint32_t elsRcvRPS;
229 uint32_t elsRcvRPL;
230 uint32_t elsRcvRRQ;
231 uint32_t elsRcvRTV;
232 uint32_t elsRcvECHO;
233 uint32_t elsRcvLCB;
234 uint32_t elsRcvRDP;
235 uint32_t elsXmitFLOGI;
236 uint32_t elsXmitFDISC;
237 uint32_t elsXmitPLOGI;
238 uint32_t elsXmitPRLI;
239 uint32_t elsXmitADISC;
240 uint32_t elsXmitLOGO;
241 uint32_t elsXmitSCR;
242 uint32_t elsXmitRNID;
243 uint32_t elsXmitFARP;
244 uint32_t elsXmitFARPR;
245 uint32_t elsXmitACC;
246 uint32_t elsXmitLSRJT;
247
248 uint32_t frameRcvBcast;
249 uint32_t frameRcvMulti;
250 uint32_t strayXmitCmpl;
251 uint32_t frameXmitDelay;
252 uint32_t xriCmdCmpl;
253 uint32_t xriStatErr;
254 uint32_t LinkUp;
255 uint32_t LinkDown;
256 uint32_t LinkMultiEvent;
257 uint32_t NoRcvBuf;
258 uint32_t fcpCmd;
259 uint32_t fcpCmpl;
260 uint32_t fcpRspErr;
261 uint32_t fcpRemoteStop;
262 uint32_t fcpPortRjt;
263 uint32_t fcpPortBusy;
264 uint32_t fcpError;
265 uint32_t fcpLocalErr;
266 };
267
268 struct lpfc_hba;
269
270
271 enum discovery_state {
272 LPFC_VPORT_UNKNOWN = 0, /* vport state is unknown */
273 LPFC_VPORT_FAILED = 1, /* vport has failed */
274 LPFC_LOCAL_CFG_LINK = 6, /* local NPORT Id configured */
275 LPFC_FLOGI = 7, /* FLOGI sent to Fabric */
276 LPFC_FDISC = 8, /* FDISC sent for vport */
277 LPFC_FABRIC_CFG_LINK = 9, /* Fabric assigned NPORT Id
278 * configured */
279 LPFC_NS_REG = 10, /* Register with NameServer */
280 LPFC_NS_QRY = 11, /* Query NameServer for NPort ID list */
281 LPFC_BUILD_DISC_LIST = 12, /* Build ADISC and PLOGI lists for
282 * device authentication / discovery */
283 LPFC_DISC_AUTH = 13, /* Processing ADISC list */
284 LPFC_VPORT_READY = 32,
285 };
286
287 enum hba_state {
288 LPFC_LINK_UNKNOWN = 0, /* HBA state is unknown */
289 LPFC_WARM_START = 1, /* HBA state after selective reset */
290 LPFC_INIT_START = 2, /* Initial state after board reset */
291 LPFC_INIT_MBX_CMDS = 3, /* Initialize HBA with mbox commands */
292 LPFC_LINK_DOWN = 4, /* HBA initialized, link is down */
293 LPFC_LINK_UP = 5, /* Link is up - issue READ_LA */
294 LPFC_CLEAR_LA = 6, /* authentication cmplt - issue
295 * CLEAR_LA */
296 LPFC_HBA_READY = 32,
297 LPFC_HBA_ERROR = -1
298 };
299
300 struct lpfc_vport {
301 struct lpfc_hba *phba;
302 struct list_head listentry;
303 uint8_t port_type;
304 #define LPFC_PHYSICAL_PORT 1
305 #define LPFC_NPIV_PORT 2
306 #define LPFC_FABRIC_PORT 3
307 enum discovery_state port_state;
308
309 uint16_t vpi;
310 uint16_t vfi;
311 uint8_t vpi_state;
312 #define LPFC_VPI_REGISTERED 0x1
313
314 uint32_t fc_flag; /* FC flags */
315 /* Several of these flags are HBA centric and should be moved to
316 * phba->link_flag (e.g. FC_PTP, FC_PUBLIC_LOOP)
317 */
318 #define FC_PT2PT 0x1 /* pt2pt with no fabric */
319 #define FC_PT2PT_PLOGI 0x2 /* pt2pt initiate PLOGI */
320 #define FC_DISC_TMO 0x4 /* Discovery timer running */
321 #define FC_PUBLIC_LOOP 0x8 /* Public loop */
322 #define FC_LBIT 0x10 /* LOGIN bit in loopinit set */
323 #define FC_RSCN_MODE 0x20 /* RSCN cmd rcv'ed */
324 #define FC_NLP_MORE 0x40 /* More node to process in node tbl */
325 #define FC_OFFLINE_MODE 0x80 /* Interface is offline for diag */
326 #define FC_FABRIC 0x100 /* We are fabric attached */
327 #define FC_VPORT_LOGO_RCVD 0x200 /* LOGO received on vport */
328 #define FC_RSCN_DISCOVERY 0x400 /* Auth all devices after RSCN */
329 #define FC_LOGO_RCVD_DID_CHNG 0x800 /* FDISC on phys port detect DID chng*/
330 #define FC_SCSI_SCAN_TMO 0x4000 /* scsi scan timer running */
331 #define FC_ABORT_DISCOVERY 0x8000 /* we want to abort discovery */
332 #define FC_NDISC_ACTIVE 0x10000 /* NPort discovery active */
333 #define FC_BYPASSED_MODE 0x20000 /* NPort is in bypassed mode */
334 #define FC_VPORT_NEEDS_REG_VPI 0x80000 /* Needs to have its vpi registered */
335 #define FC_RSCN_DEFERRED 0x100000 /* A deferred RSCN being processed */
336 #define FC_VPORT_NEEDS_INIT_VPI 0x200000 /* Need to INIT_VPI before FDISC */
337 #define FC_VPORT_CVL_RCVD 0x400000 /* VLink failed due to CVL */
338 #define FC_VFI_REGISTERED 0x800000 /* VFI is registered */
339 #define FC_FDISC_COMPLETED 0x1000000/* FDISC completed */
340 #define FC_DISC_DELAYED 0x2000000/* Delay NPort discovery */
341
342 uint32_t ct_flags;
343 #define FC_CT_RFF_ID 0x1 /* RFF_ID accepted by switch */
344 #define FC_CT_RNN_ID 0x2 /* RNN_ID accepted by switch */
345 #define FC_CT_RSNN_NN 0x4 /* RSNN_NN accepted by switch */
346 #define FC_CT_RSPN_ID 0x8 /* RSPN_ID accepted by switch */
347 #define FC_CT_RFT_ID 0x10 /* RFT_ID accepted by switch */
348
349 struct list_head fc_nodes;
350
351 /* Keep counters for the number of entries in each list. */
352 uint16_t fc_plogi_cnt;
353 uint16_t fc_adisc_cnt;
354 uint16_t fc_reglogin_cnt;
355 uint16_t fc_prli_cnt;
356 uint16_t fc_unmap_cnt;
357 uint16_t fc_map_cnt;
358 uint16_t fc_npr_cnt;
359 uint16_t fc_unused_cnt;
360 struct serv_parm fc_sparam; /* buffer for our service parameters */
361
362 uint32_t fc_myDID; /* fibre channel S_ID */
363 uint32_t fc_prevDID; /* previous fibre channel S_ID */
364 struct lpfc_name fabric_portname;
365 struct lpfc_name fabric_nodename;
366
367 int32_t stopped; /* HBA has not been restarted since last ERATT */
368 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
369
370 uint32_t num_disc_nodes; /*in addition to hba_state */
371
372 uint32_t fc_nlp_cnt; /* outstanding NODELIST requests */
373 uint32_t fc_rscn_id_cnt; /* count of RSCNs payloads in list */
374 uint32_t fc_rscn_flush; /* flag use of fc_rscn_id_list */
375 struct lpfc_dmabuf *fc_rscn_id_list[FC_MAX_HOLD_RSCN];
376 struct lpfc_name fc_nodename; /* fc nodename */
377 struct lpfc_name fc_portname; /* fc portname */
378
379 struct lpfc_work_evt disc_timeout_evt;
380
381 struct timer_list fc_disctmo; /* Discovery rescue timer */
382 uint8_t fc_ns_retry; /* retries for fabric nameserver */
383 uint32_t fc_prli_sent; /* cntr for outstanding PRLIs */
384
385 spinlock_t work_port_lock;
386 uint32_t work_port_events; /* Timeout to be handled */
387 #define WORKER_DISC_TMO 0x1 /* vport: Discovery timeout */
388 #define WORKER_ELS_TMO 0x2 /* vport: ELS timeout */
389 #define WORKER_DELAYED_DISC_TMO 0x8 /* vport: delayed discovery */
390
391 #define WORKER_MBOX_TMO 0x100 /* hba: MBOX timeout */
392 #define WORKER_HB_TMO 0x200 /* hba: Heart beat timeout */
393 #define WORKER_FABRIC_BLOCK_TMO 0x400 /* hba: fabric block timeout */
394 #define WORKER_RAMP_DOWN_QUEUE 0x800 /* hba: Decrease Q depth */
395 #define WORKER_RAMP_UP_QUEUE 0x1000 /* hba: Increase Q depth */
396 #define WORKER_SERVICE_TXQ 0x2000 /* hba: IOCBs on the txq */
397
398 struct timer_list els_tmofunc;
399 struct timer_list delayed_disc_tmo;
400
401 int unreg_vpi_cmpl;
402
403 uint8_t load_flag;
404 #define FC_LOADING 0x1 /* HBA in process of loading drvr */
405 #define FC_UNLOADING 0x2 /* HBA in process of unloading drvr */
406 #define FC_ALLOW_FDMI 0x4 /* port is ready for FDMI requests */
407 /* Vport Config Parameters */
408 uint32_t cfg_scan_down;
409 uint32_t cfg_lun_queue_depth;
410 uint32_t cfg_nodev_tmo;
411 uint32_t cfg_devloss_tmo;
412 uint32_t cfg_restrict_login;
413 uint32_t cfg_peer_port_login;
414 uint32_t cfg_fcp_class;
415 uint32_t cfg_use_adisc;
416 uint32_t cfg_discovery_threads;
417 uint32_t cfg_log_verbose;
418 uint32_t cfg_max_luns;
419 uint32_t cfg_enable_da_id;
420 uint32_t cfg_max_scsicmpl_time;
421 uint32_t cfg_tgt_queue_depth;
422 uint32_t cfg_first_burst_size;
423
424 uint32_t dev_loss_tmo_changed;
425
426 struct fc_vport *fc_vport;
427
428 #ifdef CONFIG_SCSI_LPFC_DEBUG_FS
429 struct dentry *debug_disc_trc;
430 struct dentry *debug_nodelist;
431 struct dentry *vport_debugfs_root;
432 struct lpfc_debugfs_trc *disc_trc;
433 atomic_t disc_trc_cnt;
434 #endif
435 uint8_t stat_data_enabled;
436 uint8_t stat_data_blocked;
437 struct list_head rcv_buffer_list;
438 unsigned long rcv_buffer_time_stamp;
439 uint32_t vport_flag;
440 #define STATIC_VPORT 1
441
442 uint16_t fdmi_num_disc;
443 uint32_t fdmi_hba_mask;
444 uint32_t fdmi_port_mask;
445 };
446
447 struct hbq_s {
448 uint16_t entry_count; /* Current number of HBQ slots */
449 uint16_t buffer_count; /* Current number of buffers posted */
450 uint32_t next_hbqPutIdx; /* Index to next HBQ slot to use */
451 uint32_t hbqPutIdx; /* HBQ slot to use */
452 uint32_t local_hbqGetIdx; /* Local copy of Get index from Port */
453 void *hbq_virt; /* Virtual ptr to this hbq */
454 struct list_head hbq_buffer_list; /* buffers assigned to this HBQ */
455 /* Callback for HBQ buffer allocation */
456 struct hbq_dmabuf *(*hbq_alloc_buffer) (struct lpfc_hba *);
457 /* Callback for HBQ buffer free */
458 void (*hbq_free_buffer) (struct lpfc_hba *,
459 struct hbq_dmabuf *);
460 };
461
462 #define LPFC_MAX_HBQS 4
463 /* this matches the position in the lpfc_hbq_defs array */
464 #define LPFC_ELS_HBQ 0
465 #define LPFC_EXTRA_HBQ 1
466
467 enum hba_temp_state {
468 HBA_NORMAL_TEMP,
469 HBA_OVER_TEMP
470 };
471
472 enum intr_type_t {
473 NONE = 0,
474 INTx,
475 MSI,
476 MSIX,
477 };
478
479 #define LPFC_CT_CTX_MAX 64
480 struct unsol_rcv_ct_ctx {
481 uint32_t ctxt_id;
482 uint32_t SID;
483 uint32_t valid;
484 #define UNSOL_INVALID 0
485 #define UNSOL_VALID 1
486 uint16_t oxid;
487 uint16_t rxid;
488 };
489
490 #define LPFC_USER_LINK_SPEED_AUTO 0 /* auto select (default)*/
491 #define LPFC_USER_LINK_SPEED_1G 1 /* 1 Gigabaud */
492 #define LPFC_USER_LINK_SPEED_2G 2 /* 2 Gigabaud */
493 #define LPFC_USER_LINK_SPEED_4G 4 /* 4 Gigabaud */
494 #define LPFC_USER_LINK_SPEED_8G 8 /* 8 Gigabaud */
495 #define LPFC_USER_LINK_SPEED_10G 10 /* 10 Gigabaud */
496 #define LPFC_USER_LINK_SPEED_16G 16 /* 16 Gigabaud */
497 #define LPFC_USER_LINK_SPEED_32G 32 /* 32 Gigabaud */
498 #define LPFC_USER_LINK_SPEED_MAX LPFC_USER_LINK_SPEED_32G
499 #define LPFC_USER_LINK_SPEED_BITMAP ((1ULL << LPFC_USER_LINK_SPEED_32G) | \
500 (1 << LPFC_USER_LINK_SPEED_16G) | \
501 (1 << LPFC_USER_LINK_SPEED_10G) | \
502 (1 << LPFC_USER_LINK_SPEED_8G) | \
503 (1 << LPFC_USER_LINK_SPEED_4G) | \
504 (1 << LPFC_USER_LINK_SPEED_2G) | \
505 (1 << LPFC_USER_LINK_SPEED_1G) | \
506 (1 << LPFC_USER_LINK_SPEED_AUTO))
507 #define LPFC_LINK_SPEED_STRING "0, 1, 2, 4, 8, 10, 16, 32"
508
509 enum nemb_type {
510 nemb_mse = 1,
511 nemb_hbd
512 };
513
514 enum mbox_type {
515 mbox_rd = 1,
516 mbox_wr
517 };
518
519 enum dma_type {
520 dma_mbox = 1,
521 dma_ebuf
522 };
523
524 enum sta_type {
525 sta_pre_addr = 1,
526 sta_pos_addr
527 };
528
529 struct lpfc_mbox_ext_buf_ctx {
530 uint32_t state;
531 #define LPFC_BSG_MBOX_IDLE 0
532 #define LPFC_BSG_MBOX_HOST 1
533 #define LPFC_BSG_MBOX_PORT 2
534 #define LPFC_BSG_MBOX_DONE 3
535 #define LPFC_BSG_MBOX_ABTS 4
536 enum nemb_type nembType;
537 enum mbox_type mboxType;
538 uint32_t numBuf;
539 uint32_t mbxTag;
540 uint32_t seqNum;
541 struct lpfc_dmabuf *mbx_dmabuf;
542 struct list_head ext_dmabuf_list;
543 };
544
545 struct lpfc_hba {
546 /* SCSI interface function jump table entries */
547 int (*lpfc_new_scsi_buf)
548 (struct lpfc_vport *, int);
549 struct lpfc_scsi_buf * (*lpfc_get_scsi_buf)
550 (struct lpfc_hba *, struct lpfc_nodelist *);
551 int (*lpfc_scsi_prep_dma_buf)
552 (struct lpfc_hba *, struct lpfc_scsi_buf *);
553 void (*lpfc_scsi_unprep_dma_buf)
554 (struct lpfc_hba *, struct lpfc_scsi_buf *);
555 void (*lpfc_release_scsi_buf)
556 (struct lpfc_hba *, struct lpfc_scsi_buf *);
557 void (*lpfc_rampdown_queue_depth)
558 (struct lpfc_hba *);
559 void (*lpfc_scsi_prep_cmnd)
560 (struct lpfc_vport *, struct lpfc_scsi_buf *,
561 struct lpfc_nodelist *);
562
563 /* IOCB interface function jump table entries */
564 int (*__lpfc_sli_issue_iocb)
565 (struct lpfc_hba *, uint32_t,
566 struct lpfc_iocbq *, uint32_t);
567 void (*__lpfc_sli_release_iocbq)(struct lpfc_hba *,
568 struct lpfc_iocbq *);
569 int (*lpfc_hba_down_post)(struct lpfc_hba *phba);
570 IOCB_t * (*lpfc_get_iocb_from_iocbq)
571 (struct lpfc_iocbq *);
572 void (*lpfc_scsi_cmd_iocb_cmpl)
573 (struct lpfc_hba *, struct lpfc_iocbq *, struct lpfc_iocbq *);
574
575 /* MBOX interface function jump table entries */
576 int (*lpfc_sli_issue_mbox)
577 (struct lpfc_hba *, LPFC_MBOXQ_t *, uint32_t);
578
579 /* Slow-path IOCB process function jump table entries */
580 void (*lpfc_sli_handle_slow_ring_event)
581 (struct lpfc_hba *phba, struct lpfc_sli_ring *pring,
582 uint32_t mask);
583
584 /* INIT device interface function jump table entries */
585 int (*lpfc_sli_hbq_to_firmware)
586 (struct lpfc_hba *, uint32_t, struct hbq_dmabuf *);
587 int (*lpfc_sli_brdrestart)
588 (struct lpfc_hba *);
589 int (*lpfc_sli_brdready)
590 (struct lpfc_hba *, uint32_t);
591 void (*lpfc_handle_eratt)
592 (struct lpfc_hba *);
593 void (*lpfc_stop_port)
594 (struct lpfc_hba *);
595 int (*lpfc_hba_init_link)
596 (struct lpfc_hba *, uint32_t);
597 int (*lpfc_hba_down_link)
598 (struct lpfc_hba *, uint32_t);
599 int (*lpfc_selective_reset)
600 (struct lpfc_hba *);
601
602 int (*lpfc_bg_scsi_prep_dma_buf)
603 (struct lpfc_hba *, struct lpfc_scsi_buf *);
604 /* Add new entries here */
605
606 /* SLI4 specific HBA data structure */
607 struct lpfc_sli4_hba sli4_hba;
608
609 struct lpfc_sli sli;
610 uint8_t pci_dev_grp; /* lpfc PCI dev group: 0x0, 0x1, 0x2,... */
611 uint32_t sli_rev; /* SLI2, SLI3, or SLI4 */
612 uint32_t sli3_options; /* Mask of enabled SLI3 options */
613 #define LPFC_SLI3_HBQ_ENABLED 0x01
614 #define LPFC_SLI3_NPIV_ENABLED 0x02
615 #define LPFC_SLI3_VPORT_TEARDOWN 0x04
616 #define LPFC_SLI3_CRP_ENABLED 0x08
617 #define LPFC_SLI3_BG_ENABLED 0x20
618 #define LPFC_SLI3_DSS_ENABLED 0x40
619 #define LPFC_SLI4_PERFH_ENABLED 0x80
620 #define LPFC_SLI4_PHWQ_ENABLED 0x100
621 uint32_t iocb_cmd_size;
622 uint32_t iocb_rsp_size;
623
624 enum hba_state link_state;
625 uint32_t link_flag; /* link state flags */
626 #define LS_LOOPBACK_MODE 0x1 /* NPort is in Loopback mode */
627 /* This flag is set while issuing */
628 /* INIT_LINK mailbox command */
629 #define LS_NPIV_FAB_SUPPORTED 0x2 /* Fabric supports NPIV */
630 #define LS_IGNORE_ERATT 0x4 /* intr handler should ignore ERATT */
631
632 uint32_t hba_flag; /* hba generic flags */
633 #define HBA_ERATT_HANDLED 0x1 /* This flag is set when eratt handled */
634 #define DEFER_ERATT 0x2 /* Deferred error attention in progress */
635 #define HBA_FCOE_MODE 0x4 /* HBA function in FCoE Mode */
636 #define HBA_SP_QUEUE_EVT 0x8 /* Slow-path qevt posted to worker thread*/
637 #define HBA_POST_RECEIVE_BUFFER 0x10 /* Rcv buffers need to be posted */
638 #define FCP_XRI_ABORT_EVENT 0x20
639 #define ELS_XRI_ABORT_EVENT 0x40
640 #define ASYNC_EVENT 0x80
641 #define LINK_DISABLED 0x100 /* Link disabled by user */
642 #define FCF_TS_INPROG 0x200 /* FCF table scan in progress */
643 #define FCF_RR_INPROG 0x400 /* FCF roundrobin flogi in progress */
644 #define HBA_FIP_SUPPORT 0x800 /* FIP support in HBA */
645 #define HBA_AER_ENABLED 0x1000 /* AER enabled with HBA */
646 #define HBA_DEVLOSS_TMO 0x2000 /* HBA in devloss timeout */
647 #define HBA_RRQ_ACTIVE 0x4000 /* process the rrq active list */
648 #define HBA_FCP_IOQ_FLUSH 0x8000 /* FCP I/O queues being flushed */
649 #define HBA_FW_DUMP_OP 0x10000 /* Skips fn reset before FW dump */
650 #define HBA_RECOVERABLE_UE 0x20000 /* Firmware supports recoverable UE */
651 #define HBA_FORCED_LINK_SPEED 0x40000 /*
652 * Firmware supports Forced Link Speed
653 * capability
654 */
655 uint32_t fcp_ring_in_use; /* When polling test if intr-hndlr active*/
656 struct lpfc_dmabuf slim2p;
657
658 MAILBOX_t *mbox;
659 uint32_t *mbox_ext;
660 struct lpfc_mbox_ext_buf_ctx mbox_ext_buf_ctx;
661 uint32_t ha_copy;
662 struct _PCB *pcb;
663 struct _IOCB *IOCBs;
664
665 struct lpfc_dmabuf hbqslimp;
666
667 uint16_t pci_cfg_value;
668
669 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
670
671 uint32_t fc_eventTag; /* event tag for link attention */
672 uint32_t link_events;
673
674 /* These fields used to be binfo */
675 uint32_t fc_pref_DID; /* preferred D_ID */
676 uint8_t fc_pref_ALPA; /* preferred AL_PA */
677 uint32_t fc_edtovResol; /* E_D_TOV timer resolution */
678 uint32_t fc_edtov; /* E_D_TOV timer value */
679 uint32_t fc_arbtov; /* ARB_TOV timer value */
680 uint32_t fc_ratov; /* R_A_TOV timer value */
681 uint32_t fc_rttov; /* R_T_TOV timer value */
682 uint32_t fc_altov; /* AL_TOV timer value */
683 uint32_t fc_crtov; /* C_R_TOV timer value */
684 uint32_t fc_citov; /* C_I_TOV timer value */
685
686 struct serv_parm fc_fabparam; /* fabric service parameters buffer */
687 uint8_t alpa_map[128]; /* AL_PA map from READ_LA */
688
689 uint32_t lmt;
690
691 uint32_t fc_topology; /* link topology, from LINK INIT */
692 uint32_t fc_topology_changed; /* link topology, from LINK INIT */
693
694 struct lpfc_stats fc_stat;
695
696 struct lpfc_nodelist fc_fcpnodev; /* nodelist entry for no device */
697 uint32_t nport_event_cnt; /* timestamp for nlplist entry */
698
699 uint8_t wwnn[8];
700 uint8_t wwpn[8];
701 uint32_t RandomData[7];
702 uint8_t fcp_embed_io;
703 uint8_t mds_diags_support;
704
705 /* HBA Config Parameters */
706 uint32_t cfg_ack0;
707 uint32_t cfg_enable_npiv;
708 uint32_t cfg_enable_rrq;
709 uint32_t cfg_topology;
710 uint32_t cfg_link_speed;
711 #define LPFC_FCF_FOV 1 /* Fast fcf failover */
712 #define LPFC_FCF_PRIORITY 2 /* Priority fcf failover */
713 uint32_t cfg_fcf_failover_policy;
714 uint32_t cfg_fcp_io_sched;
715 uint32_t cfg_fcp2_no_tgt_reset;
716 uint32_t cfg_cr_delay;
717 uint32_t cfg_cr_count;
718 uint32_t cfg_multi_ring_support;
719 uint32_t cfg_multi_ring_rctl;
720 uint32_t cfg_multi_ring_type;
721 uint32_t cfg_poll;
722 uint32_t cfg_poll_tmo;
723 uint32_t cfg_task_mgmt_tmo;
724 uint32_t cfg_use_msi;
725 uint32_t cfg_fcp_imax;
726 uint32_t cfg_fcp_cpu_map;
727 uint32_t cfg_fcp_io_channel;
728 uint32_t cfg_total_seg_cnt;
729 uint32_t cfg_sg_seg_cnt;
730 uint32_t cfg_sg_dma_buf_size;
731 uint64_t cfg_soft_wwnn;
732 uint64_t cfg_soft_wwpn;
733 uint32_t cfg_hba_queue_depth;
734 uint32_t cfg_enable_hba_reset;
735 uint32_t cfg_enable_hba_heartbeat;
736 uint32_t cfg_fof;
737 uint32_t cfg_EnableXLane;
738 uint8_t cfg_oas_tgt_wwpn[8];
739 uint8_t cfg_oas_vpt_wwpn[8];
740 uint32_t cfg_oas_lun_state;
741 #define OAS_LUN_ENABLE 1
742 #define OAS_LUN_DISABLE 0
743 uint32_t cfg_oas_lun_status;
744 #define OAS_LUN_STATUS_EXISTS 0x01
745 uint32_t cfg_oas_flags;
746 #define OAS_FIND_ANY_VPORT 0x01
747 #define OAS_FIND_ANY_TARGET 0x02
748 #define OAS_LUN_VALID 0x04
749 uint32_t cfg_oas_priority;
750 uint32_t cfg_XLanePriority;
751 uint32_t cfg_enable_bg;
752 uint32_t cfg_prot_mask;
753 uint32_t cfg_prot_guard;
754 uint32_t cfg_hostmem_hgp;
755 uint32_t cfg_log_verbose;
756 uint32_t cfg_aer_support;
757 uint32_t cfg_sriov_nr_virtfn;
758 uint32_t cfg_request_firmware_upgrade;
759 uint32_t cfg_iocb_cnt;
760 uint32_t cfg_suppress_link_up;
761 uint32_t cfg_rrq_xri_bitmap_sz;
762 uint32_t cfg_delay_discovery;
763 uint32_t cfg_sli_mode;
764 #define LPFC_INITIALIZE_LINK 0 /* do normal init_link mbox */
765 #define LPFC_DELAY_INIT_LINK 1 /* layered driver hold off */
766 #define LPFC_DELAY_INIT_LINK_INDEFINITELY 2 /* wait, manual intervention */
767 uint32_t cfg_enable_dss;
768 uint32_t cfg_fdmi_on;
769 #define LPFC_FDMI_NO_SUPPORT 0 /* FDMI not supported */
770 #define LPFC_FDMI_SUPPORT 1 /* FDMI supported? */
771 uint32_t cfg_enable_SmartSAN;
772 uint32_t cfg_enable_mds_diags;
773 lpfc_vpd_t vpd; /* vital product data */
774
775 struct pci_dev *pcidev;
776 struct list_head work_list;
777 uint32_t work_ha; /* Host Attention Bits for WT */
778 uint32_t work_ha_mask; /* HA Bits owned by WT */
779 uint32_t work_hs; /* HS stored in case of ERRAT */
780 uint32_t work_status[2]; /* Extra status from SLIM */
781
782 wait_queue_head_t work_waitq;
783 struct task_struct *worker_thread;
784 unsigned long data_flags;
785
786 uint32_t hbq_in_use; /* HBQs in use flag */
787 struct list_head rb_pend_list; /* Received buffers to be processed */
788 uint32_t hbq_count; /* Count of configured HBQs */
789 struct hbq_s hbqs[LPFC_MAX_HBQS]; /* local copy of hbq indicies */
790
791 atomic_t fcp_qidx; /* next work queue to post work to */
792
793 phys_addr_t pci_bar0_map; /* Physical address for PCI BAR0 */
794 phys_addr_t pci_bar1_map; /* Physical address for PCI BAR1 */
795 phys_addr_t pci_bar2_map; /* Physical address for PCI BAR2 */
796 void __iomem *slim_memmap_p; /* Kernel memory mapped address for
797 PCI BAR0 */
798 void __iomem *ctrl_regs_memmap_p;/* Kernel memory mapped address for
799 PCI BAR2 */
800
801 void __iomem *pci_bar0_memmap_p; /* Kernel memory mapped address for
802 PCI BAR0 with dual-ULP support */
803 void __iomem *pci_bar2_memmap_p; /* Kernel memory mapped address for
804 PCI BAR2 with dual-ULP support */
805 void __iomem *pci_bar4_memmap_p; /* Kernel memory mapped address for
806 PCI BAR4 with dual-ULP support */
807 #define PCI_64BIT_BAR0 0
808 #define PCI_64BIT_BAR2 2
809 #define PCI_64BIT_BAR4 4
810 void __iomem *MBslimaddr; /* virtual address for mbox cmds */
811 void __iomem *HAregaddr; /* virtual address for host attn reg */
812 void __iomem *CAregaddr; /* virtual address for chip attn reg */
813 void __iomem *HSregaddr; /* virtual address for host status
814 reg */
815 void __iomem *HCregaddr; /* virtual address for host ctl reg */
816
817 struct lpfc_hgp __iomem *host_gp; /* Host side get/put pointers */
818 struct lpfc_pgp *port_gp;
819 uint32_t __iomem *hbq_put; /* Address in SLIM to HBQ put ptrs */
820 uint32_t *hbq_get; /* Host mem address of HBQ get ptrs */
821
822 int brd_no; /* FC board number */
823 char SerialNumber[32]; /* adapter Serial Number */
824 char OptionROMVersion[32]; /* adapter BIOS / Fcode version */
825 char ModelDesc[256]; /* Model Description */
826 char ModelName[80]; /* Model Name */
827 char ProgramType[256]; /* Program Type */
828 char Port[20]; /* Port No */
829 uint8_t vpd_flag; /* VPD data flag */
830
831 #define VPD_MODEL_DESC 0x1 /* valid vpd model description */
832 #define VPD_MODEL_NAME 0x2 /* valid vpd model name */
833 #define VPD_PROGRAM_TYPE 0x4 /* valid vpd program type */
834 #define VPD_PORT 0x8 /* valid vpd port data */
835 #define VPD_MASK 0xf /* mask for any vpd data */
836
837 uint8_t soft_wwn_enable;
838
839 struct timer_list fcp_poll_timer;
840 struct timer_list eratt_poll;
841 uint32_t eratt_poll_interval;
842
843 /*
844 * stat counters
845 */
846 uint64_t fc4InputRequests;
847 uint64_t fc4OutputRequests;
848 uint64_t fc4ControlRequests;
849 uint64_t bg_guard_err_cnt;
850 uint64_t bg_apptag_err_cnt;
851 uint64_t bg_reftag_err_cnt;
852
853 /* fastpath list. */
854 spinlock_t scsi_buf_list_get_lock; /* SCSI buf alloc list lock */
855 spinlock_t scsi_buf_list_put_lock; /* SCSI buf free list lock */
856 struct list_head lpfc_scsi_buf_list_get;
857 struct list_head lpfc_scsi_buf_list_put;
858 uint32_t total_scsi_bufs;
859 struct list_head lpfc_iocb_list;
860 uint32_t total_iocbq_bufs;
861 struct list_head active_rrq_list;
862 spinlock_t hbalock;
863
864 /* pci_mem_pools */
865 struct pci_pool *lpfc_scsi_dma_buf_pool;
866 struct pci_pool *lpfc_mbuf_pool;
867 struct pci_pool *lpfc_hrb_pool; /* header receive buffer pool */
868 struct pci_pool *lpfc_drb_pool; /* data receive buffer pool */
869 struct pci_pool *lpfc_hbq_pool; /* SLI3 hbq buffer pool */
870 struct lpfc_dma_pool lpfc_mbuf_safety_pool;
871
872 mempool_t *mbox_mem_pool;
873 mempool_t *nlp_mem_pool;
874 mempool_t *rrq_pool;
875 mempool_t *active_rrq_pool;
876
877 struct fc_host_statistics link_stats;
878 enum intr_type_t intr_type;
879 uint32_t intr_mode;
880 #define LPFC_INTR_ERROR 0xFFFFFFFF
881 struct msix_entry msix_entries[LPFC_MSIX_VECTORS];
882
883 struct list_head port_list;
884 struct lpfc_vport *pport; /* physical lpfc_vport pointer */
885 uint16_t max_vpi; /* Maximum virtual nports */
886 #define LPFC_MAX_VPI 0xFFFF /* Max number of VPI supported */
887 uint16_t max_vports; /*
888 * For IOV HBAs max_vpi can change
889 * after a reset. max_vports is max
890 * number of vports present. This can
891 * be greater than max_vpi.
892 */
893 uint16_t vpi_base;
894 uint16_t vfi_base;
895 unsigned long *vpi_bmask; /* vpi allocation table */
896 uint16_t *vpi_ids;
897 uint16_t vpi_count;
898 struct list_head lpfc_vpi_blk_list;
899
900 /* Data structure used by fabric iocb scheduler */
901 struct list_head fabric_iocb_list;
902 atomic_t fabric_iocb_count;
903 struct timer_list fabric_block_timer;
904 unsigned long bit_flags;
905 #define FABRIC_COMANDS_BLOCKED 0
906 atomic_t num_rsrc_err;
907 atomic_t num_cmd_success;
908 unsigned long last_rsrc_error_time;
909 unsigned long last_ramp_down_time;
910 #ifdef CONFIG_SCSI_LPFC_DEBUG_FS
911 struct dentry *hba_debugfs_root;
912 atomic_t debugfs_vport_count;
913 struct dentry *debug_hbqinfo;
914 struct dentry *debug_dumpHostSlim;
915 struct dentry *debug_dumpHBASlim;
916 struct dentry *debug_dumpData; /* BlockGuard BPL */
917 struct dentry *debug_dumpDif; /* BlockGuard BPL */
918 struct dentry *debug_InjErrLBA; /* LBA to inject errors at */
919 struct dentry *debug_InjErrNPortID; /* NPortID to inject errors at */
920 struct dentry *debug_InjErrWWPN; /* WWPN to inject errors at */
921 struct dentry *debug_writeGuard; /* inject write guard_tag errors */
922 struct dentry *debug_writeApp; /* inject write app_tag errors */
923 struct dentry *debug_writeRef; /* inject write ref_tag errors */
924 struct dentry *debug_readGuard; /* inject read guard_tag errors */
925 struct dentry *debug_readApp; /* inject read app_tag errors */
926 struct dentry *debug_readRef; /* inject read ref_tag errors */
927
928 /* T10 DIF error injection */
929 uint32_t lpfc_injerr_wgrd_cnt;
930 uint32_t lpfc_injerr_wapp_cnt;
931 uint32_t lpfc_injerr_wref_cnt;
932 uint32_t lpfc_injerr_rgrd_cnt;
933 uint32_t lpfc_injerr_rapp_cnt;
934 uint32_t lpfc_injerr_rref_cnt;
935 uint32_t lpfc_injerr_nportid;
936 struct lpfc_name lpfc_injerr_wwpn;
937 sector_t lpfc_injerr_lba;
938 #define LPFC_INJERR_LBA_OFF (sector_t)(-1)
939
940 struct dentry *debug_slow_ring_trc;
941 struct lpfc_debugfs_trc *slow_ring_trc;
942 atomic_t slow_ring_trc_cnt;
943 /* iDiag debugfs sub-directory */
944 struct dentry *idiag_root;
945 struct dentry *idiag_pci_cfg;
946 struct dentry *idiag_bar_acc;
947 struct dentry *idiag_que_info;
948 struct dentry *idiag_que_acc;
949 struct dentry *idiag_drb_acc;
950 struct dentry *idiag_ctl_acc;
951 struct dentry *idiag_mbx_acc;
952 struct dentry *idiag_ext_acc;
953 #endif
954
955 /* Used for deferred freeing of ELS data buffers */
956 struct list_head elsbuf;
957 int elsbuf_cnt;
958 int elsbuf_prev_cnt;
959
960 uint8_t temp_sensor_support;
961 /* Fields used for heart beat. */
962 unsigned long last_completion_time;
963 unsigned long skipped_hb;
964 struct timer_list hb_tmofunc;
965 uint8_t hb_outstanding;
966 struct timer_list rrq_tmr;
967 enum hba_temp_state over_temp_state;
968 /* ndlp reference management */
969 spinlock_t ndlp_lock;
970 /*
971 * Following bit will be set for all buffer tags which are not
972 * associated with any HBQ.
973 */
974 #define QUE_BUFTAG_BIT (1<<31)
975 uint32_t buffer_tag_count;
976 int wait_4_mlo_maint_flg;
977 wait_queue_head_t wait_4_mlo_m_q;
978 /* data structure used for latency data collection */
979 #define LPFC_NO_BUCKET 0
980 #define LPFC_LINEAR_BUCKET 1
981 #define LPFC_POWER2_BUCKET 2
982 uint8_t bucket_type;
983 uint32_t bucket_base;
984 uint32_t bucket_step;
985
986 /* Maximum number of events that can be outstanding at any time*/
987 #define LPFC_MAX_EVT_COUNT 512
988 atomic_t fast_event_count;
989 uint32_t fcoe_eventtag;
990 uint32_t fcoe_eventtag_at_fcf_scan;
991 uint32_t fcoe_cvl_eventtag;
992 uint32_t fcoe_cvl_eventtag_attn;
993 struct lpfc_fcf fcf;
994 uint8_t fc_map[3];
995 uint8_t valid_vlan;
996 uint16_t vlan_id;
997 struct list_head fcf_conn_rec_list;
998
999 spinlock_t ct_ev_lock; /* synchronize access to ct_ev_waiters */
1000 struct list_head ct_ev_waiters;
1001 struct unsol_rcv_ct_ctx ct_ctx[LPFC_CT_CTX_MAX];
1002 uint32_t ctx_idx;
1003
1004 uint8_t menlo_flag; /* menlo generic flags */
1005 #define HBA_MENLO_SUPPORT 0x1 /* HBA supports menlo commands */
1006 uint32_t iocb_cnt;
1007 uint32_t iocb_max;
1008 atomic_t sdev_cnt;
1009 uint8_t fips_spec_rev;
1010 uint8_t fips_level;
1011 spinlock_t devicelock; /* lock for luns list */
1012 mempool_t *device_data_mem_pool;
1013 struct list_head luns;
1014 #define LPFC_TRANSGRESSION_HIGH_TEMPERATURE 0x0080
1015 #define LPFC_TRANSGRESSION_LOW_TEMPERATURE 0x0040
1016 #define LPFC_TRANSGRESSION_HIGH_VOLTAGE 0x0020
1017 #define LPFC_TRANSGRESSION_LOW_VOLTAGE 0x0010
1018 #define LPFC_TRANSGRESSION_HIGH_TXBIAS 0x0008
1019 #define LPFC_TRANSGRESSION_LOW_TXBIAS 0x0004
1020 #define LPFC_TRANSGRESSION_HIGH_TXPOWER 0x0002
1021 #define LPFC_TRANSGRESSION_LOW_TXPOWER 0x0001
1022 #define LPFC_TRANSGRESSION_HIGH_RXPOWER 0x8000
1023 #define LPFC_TRANSGRESSION_LOW_RXPOWER 0x4000
1024 uint16_t sfp_alarm;
1025 uint16_t sfp_warning;
1026 };
1027
1028 static inline struct Scsi_Host *
1029 lpfc_shost_from_vport(struct lpfc_vport *vport)
1030 {
1031 return container_of((void *) vport, struct Scsi_Host, hostdata[0]);
1032 }
1033
1034 static inline void
1035 lpfc_set_loopback_flag(struct lpfc_hba *phba)
1036 {
1037 if (phba->cfg_topology == FLAGS_LOCAL_LB)
1038 phba->link_flag |= LS_LOOPBACK_MODE;
1039 else
1040 phba->link_flag &= ~LS_LOOPBACK_MODE;
1041 }
1042
1043 static inline int
1044 lpfc_is_link_up(struct lpfc_hba *phba)
1045 {
1046 return phba->link_state == LPFC_LINK_UP ||
1047 phba->link_state == LPFC_CLEAR_LA ||
1048 phba->link_state == LPFC_HBA_READY;
1049 }
1050
1051 static inline void
1052 lpfc_worker_wake_up(struct lpfc_hba *phba)
1053 {
1054 /* Set the lpfc data pending flag */
1055 set_bit(LPFC_DATA_READY, &phba->data_flags);
1056
1057 /* Wake up worker thread */
1058 wake_up(&phba->work_waitq);
1059 return;
1060 }
1061
1062 static inline int
1063 lpfc_readl(void __iomem *addr, uint32_t *data)
1064 {
1065 uint32_t temp;
1066 temp = readl(addr);
1067 if (temp == 0xffffffff)
1068 return -EIO;
1069 *data = temp;
1070 return 0;
1071 }
1072
1073 static inline int
1074 lpfc_sli_read_hs(struct lpfc_hba *phba)
1075 {
1076 /*
1077 * There was a link/board error. Read the status register to retrieve
1078 * the error event and process it.
1079 */
1080 phba->sli.slistat.err_attn_event++;
1081
1082 /* Save status info and check for unplug error */
1083 if (lpfc_readl(phba->HSregaddr, &phba->work_hs) ||
1084 lpfc_readl(phba->MBslimaddr + 0xa8, &phba->work_status[0]) ||
1085 lpfc_readl(phba->MBslimaddr + 0xac, &phba->work_status[1])) {
1086 return -EIO;
1087 }
1088
1089 /* Clear chip Host Attention error bit */
1090 writel(HA_ERATT, phba->HAregaddr);
1091 readl(phba->HAregaddr); /* flush */
1092 phba->pport->stopped = 1;
1093
1094 return 0;
1095 }