]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - drivers/scsi/lpfc/lpfc.h
scsi: lpfc: NVME Initiator: Merge into FC discovery
[mirror_ubuntu-bionic-kernel.git] / drivers / scsi / lpfc / lpfc.h
1 /*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
3 * Fibre Channel Host Bus Adapters. *
4 * Copyright (C) 2004-2016 Emulex. All rights reserved. *
5 * EMULEX and SLI are trademarks of Emulex. *
6 * www.emulex.com *
7 * Portions Copyright (C) 2004-2005 Christoph Hellwig *
8 * *
9 * This program is free software; you can redistribute it and/or *
10 * modify it under the terms of version 2 of the GNU General *
11 * Public License as published by the Free Software Foundation. *
12 * This program is distributed in the hope that it will be useful. *
13 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
14 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
15 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
16 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
17 * TO BE LEGALLY INVALID. See the GNU General Public License for *
18 * more details, a copy of which can be found in the file COPYING *
19 * included with this package. *
20 *******************************************************************/
21
22 #include <scsi/scsi_host.h>
23 #include <linux/ktime.h>
24
25 #if defined(CONFIG_DEBUG_FS) && !defined(CONFIG_SCSI_LPFC_DEBUG_FS)
26 #define CONFIG_SCSI_LPFC_DEBUG_FS
27 #endif
28
29 struct lpfc_sli2_slim;
30
31 #define ELX_MODEL_NAME_SIZE 80
32
33 #define LPFC_PCI_DEV_LP 0x1
34 #define LPFC_PCI_DEV_OC 0x2
35
36 #define LPFC_SLI_REV2 2
37 #define LPFC_SLI_REV3 3
38 #define LPFC_SLI_REV4 4
39
40 #define LPFC_MAX_TARGET 4096 /* max number of targets supported */
41 #define LPFC_MAX_DISC_THREADS 64 /* max outstanding discovery els
42 requests */
43 #define LPFC_MAX_NS_RETRY 3 /* Number of retry attempts to contact
44 the NameServer before giving up. */
45 #define LPFC_CMD_PER_LUN 3 /* max outstanding cmds per lun */
46 #define LPFC_DEFAULT_SG_SEG_CNT 64 /* sg element count per scsi cmnd */
47 #define LPFC_DEFAULT_MENLO_SG_SEG_CNT 128 /* sg element count per scsi
48 cmnd for menlo needs nearly twice as for firmware
49 downloads using bsg */
50
51 #define LPFC_MIN_SG_SLI4_BUF_SZ 0x800 /* based on LPFC_DEFAULT_SG_SEG_CNT */
52 #define LPFC_MAX_SG_SLI4_SEG_CNT_DIF 128 /* sg element count per scsi cmnd */
53 #define LPFC_MAX_SG_SEG_CNT_DIF 512 /* sg element count per scsi cmnd */
54 #define LPFC_MAX_SG_SEG_CNT 4096 /* sg element count per scsi cmnd */
55 #define LPFC_MAX_SGL_SEG_CNT 512 /* SGL element count per scsi cmnd */
56 #define LPFC_MAX_BPL_SEG_CNT 4096 /* BPL element count per scsi cmnd */
57 #define LPFC_MIN_NVME_SEG_CNT 254
58
59 #define LPFC_MAX_SGE_SIZE 0x80000000 /* Maximum data allowed in a SGE */
60 #define LPFC_IOCB_LIST_CNT 2250 /* list of IOCBs for fast-path usage. */
61 #define LPFC_Q_RAMP_UP_INTERVAL 120 /* lun q_depth ramp up interval */
62 #define LPFC_VNAME_LEN 100 /* vport symbolic name length */
63 #define LPFC_TGTQ_INTERVAL 40000 /* Min amount of time between tgt
64 queue depth change in millisecs */
65 #define LPFC_TGTQ_RAMPUP_PCENT 5 /* Target queue rampup in percentage */
66 #define LPFC_MIN_TGT_QDEPTH 10
67 #define LPFC_MAX_TGT_QDEPTH 0xFFFF
68
69 #define LPFC_MAX_BUCKET_COUNT 20 /* Maximum no. of buckets for stat data
70 collection. */
71 /*
72 * Following time intervals are used of adjusting SCSI device
73 * queue depths when there are driver resource error or Firmware
74 * resource error.
75 */
76 /* 1 Second */
77 #define QUEUE_RAMP_DOWN_INTERVAL (msecs_to_jiffies(1000 * 1))
78
79 /* Number of exchanges reserved for discovery to complete */
80 #define LPFC_DISC_IOCB_BUFF_COUNT 20
81
82 #define LPFC_HB_MBOX_INTERVAL 5 /* Heart beat interval in seconds. */
83 #define LPFC_HB_MBOX_TIMEOUT 30 /* Heart beat timeout in seconds. */
84
85 #define LPFC_LOOK_AHEAD_OFF 0 /* Look ahead logic is turned off */
86
87 /* Error Attention event polling interval */
88 #define LPFC_ERATT_POLL_INTERVAL 5 /* EATT poll interval in seconds */
89
90 /* Define macros for 64 bit support */
91 #define putPaddrLow(addr) ((uint32_t) (0xffffffff & (u64)(addr)))
92 #define putPaddrHigh(addr) ((uint32_t) (0xffffffff & (((u64)(addr))>>32)))
93 #define getPaddr(high, low) ((dma_addr_t)( \
94 (( (u64)(high)<<16 ) << 16)|( (u64)(low))))
95 /* Provide maximum configuration definitions. */
96 #define LPFC_DRVR_TIMEOUT 16 /* driver iocb timeout value in sec */
97 #define FC_MAX_ADPTMSG 64
98
99 #define MAX_HBAEVT 32
100
101 /* Number of MSI-X vectors the driver uses */
102 #define LPFC_MSIX_VECTORS 2
103
104 /* lpfc wait event data ready flag */
105 #define LPFC_DATA_READY (1<<0)
106
107 /* queue dump line buffer size */
108 #define LPFC_LBUF_SZ 128
109
110 /* mailbox system shutdown options */
111 #define LPFC_MBX_NO_WAIT 0
112 #define LPFC_MBX_WAIT 1
113
114 enum lpfc_polling_flags {
115 ENABLE_FCP_RING_POLLING = 0x1,
116 DISABLE_FCP_RING_INT = 0x2
117 };
118
119 struct perf_prof {
120 uint16_t cmd_cpu[40];
121 uint16_t rsp_cpu[40];
122 uint16_t qh_cpu[40];
123 uint16_t wqidx[40];
124 };
125
126 #define LPFC_FC4_TYPE_BITMASK 0x00000100
127
128 /* Provide DMA memory definitions the driver uses per port instance. */
129 struct lpfc_dmabuf {
130 struct list_head list;
131 void *virt; /* virtual address ptr */
132 dma_addr_t phys; /* mapped address */
133 uint32_t buffer_tag; /* used for tagged queue ring */
134 };
135
136 struct lpfc_dma_pool {
137 struct lpfc_dmabuf *elements;
138 uint32_t max_count;
139 uint32_t current_count;
140 };
141
142 struct hbq_dmabuf {
143 struct lpfc_dmabuf hbuf;
144 struct lpfc_dmabuf dbuf;
145 uint16_t total_size;
146 uint16_t bytes_recv;
147 uint32_t tag;
148 struct lpfc_cq_event cq_event;
149 unsigned long time_stamp;
150 void *context;
151 };
152
153 struct rqb_dmabuf {
154 struct lpfc_dmabuf hbuf;
155 struct lpfc_dmabuf dbuf;
156 uint16_t total_size;
157 uint16_t bytes_recv;
158 void *context;
159 struct lpfc_iocbq *iocbq;
160 struct lpfc_sglq *sglq;
161 struct lpfc_queue *hrq; /* ptr to associated Header RQ */
162 struct lpfc_queue *drq; /* ptr to associated Data RQ */
163 };
164
165 /* Priority bit. Set value to exceed low water mark in lpfc_mem. */
166 #define MEM_PRI 0x100
167
168
169 /****************************************************************************/
170 /* Device VPD save area */
171 /****************************************************************************/
172 typedef struct lpfc_vpd {
173 uint32_t status; /* vpd status value */
174 uint32_t length; /* number of bytes actually returned */
175 struct {
176 uint32_t rsvd1; /* Revision numbers */
177 uint32_t biuRev;
178 uint32_t smRev;
179 uint32_t smFwRev;
180 uint32_t endecRev;
181 uint16_t rBit;
182 uint8_t fcphHigh;
183 uint8_t fcphLow;
184 uint8_t feaLevelHigh;
185 uint8_t feaLevelLow;
186 uint32_t postKernRev;
187 uint32_t opFwRev;
188 uint8_t opFwName[16];
189 uint32_t sli1FwRev;
190 uint8_t sli1FwName[16];
191 uint32_t sli2FwRev;
192 uint8_t sli2FwName[16];
193 } rev;
194 struct {
195 #ifdef __BIG_ENDIAN_BITFIELD
196 uint32_t rsvd3 :19; /* Reserved */
197 uint32_t cdss : 1; /* Configure Data Security SLI */
198 uint32_t rsvd2 : 3; /* Reserved */
199 uint32_t cbg : 1; /* Configure BlockGuard */
200 uint32_t cmv : 1; /* Configure Max VPIs */
201 uint32_t ccrp : 1; /* Config Command Ring Polling */
202 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
203 uint32_t chbs : 1; /* Cofigure Host Backing store */
204 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
205 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
206 uint32_t cmx : 1; /* Configure Max XRIs */
207 uint32_t cmr : 1; /* Configure Max RPIs */
208 #else /* __LITTLE_ENDIAN */
209 uint32_t cmr : 1; /* Configure Max RPIs */
210 uint32_t cmx : 1; /* Configure Max XRIs */
211 uint32_t cerbm : 1; /* Configure Enhanced Receive Buf Mgmt */
212 uint32_t cinb : 1; /* Enable Interrupt Notification Block */
213 uint32_t chbs : 1; /* Cofigure Host Backing store */
214 uint32_t csah : 1; /* Configure Synchronous Abort Handling */
215 uint32_t ccrp : 1; /* Config Command Ring Polling */
216 uint32_t cmv : 1; /* Configure Max VPIs */
217 uint32_t cbg : 1; /* Configure BlockGuard */
218 uint32_t rsvd2 : 3; /* Reserved */
219 uint32_t cdss : 1; /* Configure Data Security SLI */
220 uint32_t rsvd3 :19; /* Reserved */
221 #endif
222 } sli3Feat;
223 } lpfc_vpd_t;
224
225 struct lpfc_scsi_buf;
226
227
228 /*
229 * lpfc stat counters
230 */
231 struct lpfc_stats {
232 /* Statistics for ELS commands */
233 uint32_t elsLogiCol;
234 uint32_t elsRetryExceeded;
235 uint32_t elsXmitRetry;
236 uint32_t elsDelayRetry;
237 uint32_t elsRcvDrop;
238 uint32_t elsRcvFrame;
239 uint32_t elsRcvRSCN;
240 uint32_t elsRcvRNID;
241 uint32_t elsRcvFARP;
242 uint32_t elsRcvFARPR;
243 uint32_t elsRcvFLOGI;
244 uint32_t elsRcvPLOGI;
245 uint32_t elsRcvADISC;
246 uint32_t elsRcvPDISC;
247 uint32_t elsRcvFAN;
248 uint32_t elsRcvLOGO;
249 uint32_t elsRcvPRLO;
250 uint32_t elsRcvPRLI;
251 uint32_t elsRcvLIRR;
252 uint32_t elsRcvRLS;
253 uint32_t elsRcvRPS;
254 uint32_t elsRcvRPL;
255 uint32_t elsRcvRRQ;
256 uint32_t elsRcvRTV;
257 uint32_t elsRcvECHO;
258 uint32_t elsRcvLCB;
259 uint32_t elsRcvRDP;
260 uint32_t elsXmitFLOGI;
261 uint32_t elsXmitFDISC;
262 uint32_t elsXmitPLOGI;
263 uint32_t elsXmitPRLI;
264 uint32_t elsXmitADISC;
265 uint32_t elsXmitLOGO;
266 uint32_t elsXmitSCR;
267 uint32_t elsXmitRNID;
268 uint32_t elsXmitFARP;
269 uint32_t elsXmitFARPR;
270 uint32_t elsXmitACC;
271 uint32_t elsXmitLSRJT;
272
273 uint32_t frameRcvBcast;
274 uint32_t frameRcvMulti;
275 uint32_t strayXmitCmpl;
276 uint32_t frameXmitDelay;
277 uint32_t xriCmdCmpl;
278 uint32_t xriStatErr;
279 uint32_t LinkUp;
280 uint32_t LinkDown;
281 uint32_t LinkMultiEvent;
282 uint32_t NoRcvBuf;
283 uint32_t fcpCmd;
284 uint32_t fcpCmpl;
285 uint32_t fcpRspErr;
286 uint32_t fcpRemoteStop;
287 uint32_t fcpPortRjt;
288 uint32_t fcpPortBusy;
289 uint32_t fcpError;
290 uint32_t fcpLocalErr;
291 };
292
293 struct lpfc_hba;
294
295
296 enum discovery_state {
297 LPFC_VPORT_UNKNOWN = 0, /* vport state is unknown */
298 LPFC_VPORT_FAILED = 1, /* vport has failed */
299 LPFC_LOCAL_CFG_LINK = 6, /* local NPORT Id configured */
300 LPFC_FLOGI = 7, /* FLOGI sent to Fabric */
301 LPFC_FDISC = 8, /* FDISC sent for vport */
302 LPFC_FABRIC_CFG_LINK = 9, /* Fabric assigned NPORT Id
303 * configured */
304 LPFC_NS_REG = 10, /* Register with NameServer */
305 LPFC_NS_QRY = 11, /* Query NameServer for NPort ID list */
306 LPFC_BUILD_DISC_LIST = 12, /* Build ADISC and PLOGI lists for
307 * device authentication / discovery */
308 LPFC_DISC_AUTH = 13, /* Processing ADISC list */
309 LPFC_VPORT_READY = 32,
310 };
311
312 enum hba_state {
313 LPFC_LINK_UNKNOWN = 0, /* HBA state is unknown */
314 LPFC_WARM_START = 1, /* HBA state after selective reset */
315 LPFC_INIT_START = 2, /* Initial state after board reset */
316 LPFC_INIT_MBX_CMDS = 3, /* Initialize HBA with mbox commands */
317 LPFC_LINK_DOWN = 4, /* HBA initialized, link is down */
318 LPFC_LINK_UP = 5, /* Link is up - issue READ_LA */
319 LPFC_CLEAR_LA = 6, /* authentication cmplt - issue
320 * CLEAR_LA */
321 LPFC_HBA_READY = 32,
322 LPFC_HBA_ERROR = -1
323 };
324
325 struct lpfc_vport {
326 struct lpfc_hba *phba;
327 struct list_head listentry;
328 uint8_t port_type;
329 #define LPFC_PHYSICAL_PORT 1
330 #define LPFC_NPIV_PORT 2
331 #define LPFC_FABRIC_PORT 3
332 enum discovery_state port_state;
333
334 uint16_t vpi;
335 uint16_t vfi;
336 uint8_t vpi_state;
337 #define LPFC_VPI_REGISTERED 0x1
338
339 uint32_t fc_flag; /* FC flags */
340 /* Several of these flags are HBA centric and should be moved to
341 * phba->link_flag (e.g. FC_PTP, FC_PUBLIC_LOOP)
342 */
343 #define FC_PT2PT 0x1 /* pt2pt with no fabric */
344 #define FC_PT2PT_PLOGI 0x2 /* pt2pt initiate PLOGI */
345 #define FC_DISC_TMO 0x4 /* Discovery timer running */
346 #define FC_PUBLIC_LOOP 0x8 /* Public loop */
347 #define FC_LBIT 0x10 /* LOGIN bit in loopinit set */
348 #define FC_RSCN_MODE 0x20 /* RSCN cmd rcv'ed */
349 #define FC_NLP_MORE 0x40 /* More node to process in node tbl */
350 #define FC_OFFLINE_MODE 0x80 /* Interface is offline for diag */
351 #define FC_FABRIC 0x100 /* We are fabric attached */
352 #define FC_VPORT_LOGO_RCVD 0x200 /* LOGO received on vport */
353 #define FC_RSCN_DISCOVERY 0x400 /* Auth all devices after RSCN */
354 #define FC_LOGO_RCVD_DID_CHNG 0x800 /* FDISC on phys port detect DID chng*/
355 #define FC_SCSI_SCAN_TMO 0x4000 /* scsi scan timer running */
356 #define FC_ABORT_DISCOVERY 0x8000 /* we want to abort discovery */
357 #define FC_NDISC_ACTIVE 0x10000 /* NPort discovery active */
358 #define FC_BYPASSED_MODE 0x20000 /* NPort is in bypassed mode */
359 #define FC_VPORT_NEEDS_REG_VPI 0x80000 /* Needs to have its vpi registered */
360 #define FC_RSCN_DEFERRED 0x100000 /* A deferred RSCN being processed */
361 #define FC_VPORT_NEEDS_INIT_VPI 0x200000 /* Need to INIT_VPI before FDISC */
362 #define FC_VPORT_CVL_RCVD 0x400000 /* VLink failed due to CVL */
363 #define FC_VFI_REGISTERED 0x800000 /* VFI is registered */
364 #define FC_FDISC_COMPLETED 0x1000000/* FDISC completed */
365 #define FC_DISC_DELAYED 0x2000000/* Delay NPort discovery */
366
367 uint32_t ct_flags;
368 #define FC_CT_RFF_ID 0x1 /* RFF_ID accepted by switch */
369 #define FC_CT_RNN_ID 0x2 /* RNN_ID accepted by switch */
370 #define FC_CT_RSNN_NN 0x4 /* RSNN_NN accepted by switch */
371 #define FC_CT_RSPN_ID 0x8 /* RSPN_ID accepted by switch */
372 #define FC_CT_RFT_ID 0x10 /* RFT_ID accepted by switch */
373
374 struct list_head fc_nodes;
375
376 /* Keep counters for the number of entries in each list. */
377 uint16_t fc_plogi_cnt;
378 uint16_t fc_adisc_cnt;
379 uint16_t fc_reglogin_cnt;
380 uint16_t fc_prli_cnt;
381 uint16_t fc_unmap_cnt;
382 uint16_t fc_map_cnt;
383 uint16_t fc_npr_cnt;
384 uint16_t fc_unused_cnt;
385 struct serv_parm fc_sparam; /* buffer for our service parameters */
386
387 uint32_t fc_myDID; /* fibre channel S_ID */
388 uint32_t fc_prevDID; /* previous fibre channel S_ID */
389 struct lpfc_name fabric_portname;
390 struct lpfc_name fabric_nodename;
391
392 int32_t stopped; /* HBA has not been restarted since last ERATT */
393 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
394
395 uint32_t num_disc_nodes; /* in addition to hba_state */
396 uint32_t gidft_inp; /* cnt of outstanding GID_FTs */
397
398 uint32_t fc_nlp_cnt; /* outstanding NODELIST requests */
399 uint32_t fc_rscn_id_cnt; /* count of RSCNs payloads in list */
400 uint32_t fc_rscn_flush; /* flag use of fc_rscn_id_list */
401 struct lpfc_dmabuf *fc_rscn_id_list[FC_MAX_HOLD_RSCN];
402 struct lpfc_name fc_nodename; /* fc nodename */
403 struct lpfc_name fc_portname; /* fc portname */
404
405 struct lpfc_work_evt disc_timeout_evt;
406
407 struct timer_list fc_disctmo; /* Discovery rescue timer */
408 uint8_t fc_ns_retry; /* retries for fabric nameserver */
409 uint32_t fc_prli_sent; /* cntr for outstanding PRLIs */
410
411 spinlock_t work_port_lock;
412 uint32_t work_port_events; /* Timeout to be handled */
413 #define WORKER_DISC_TMO 0x1 /* vport: Discovery timeout */
414 #define WORKER_ELS_TMO 0x2 /* vport: ELS timeout */
415 #define WORKER_DELAYED_DISC_TMO 0x8 /* vport: delayed discovery */
416
417 #define WORKER_MBOX_TMO 0x100 /* hba: MBOX timeout */
418 #define WORKER_HB_TMO 0x200 /* hba: Heart beat timeout */
419 #define WORKER_FABRIC_BLOCK_TMO 0x400 /* hba: fabric block timeout */
420 #define WORKER_RAMP_DOWN_QUEUE 0x800 /* hba: Decrease Q depth */
421 #define WORKER_RAMP_UP_QUEUE 0x1000 /* hba: Increase Q depth */
422 #define WORKER_SERVICE_TXQ 0x2000 /* hba: IOCBs on the txq */
423
424 struct timer_list els_tmofunc;
425 struct timer_list delayed_disc_tmo;
426
427 int unreg_vpi_cmpl;
428
429 uint8_t load_flag;
430 #define FC_LOADING 0x1 /* HBA in process of loading drvr */
431 #define FC_UNLOADING 0x2 /* HBA in process of unloading drvr */
432 #define FC_ALLOW_FDMI 0x4 /* port is ready for FDMI requests */
433 /* Vport Config Parameters */
434 uint32_t cfg_scan_down;
435 uint32_t cfg_lun_queue_depth;
436 uint32_t cfg_nodev_tmo;
437 uint32_t cfg_devloss_tmo;
438 uint32_t cfg_restrict_login;
439 uint32_t cfg_peer_port_login;
440 uint32_t cfg_fcp_class;
441 uint32_t cfg_use_adisc;
442 uint32_t cfg_discovery_threads;
443 uint32_t cfg_log_verbose;
444 uint32_t cfg_max_luns;
445 uint32_t cfg_enable_da_id;
446 uint32_t cfg_max_scsicmpl_time;
447 uint32_t cfg_tgt_queue_depth;
448 uint32_t cfg_first_burst_size;
449 uint32_t dev_loss_tmo_changed;
450
451 struct fc_vport *fc_vport;
452
453 #ifdef CONFIG_SCSI_LPFC_DEBUG_FS
454 struct dentry *debug_disc_trc;
455 struct dentry *debug_nodelist;
456 struct dentry *vport_debugfs_root;
457 struct lpfc_debugfs_trc *disc_trc;
458 atomic_t disc_trc_cnt;
459 #endif
460 uint8_t stat_data_enabled;
461 uint8_t stat_data_blocked;
462 struct list_head rcv_buffer_list;
463 unsigned long rcv_buffer_time_stamp;
464 uint32_t vport_flag;
465 #define STATIC_VPORT 1
466
467 uint16_t fdmi_num_disc;
468 uint32_t fdmi_hba_mask;
469 uint32_t fdmi_port_mask;
470
471 /* There is a single nvme instance per vport. */
472 struct nvme_fc_local_port *localport;
473 uint8_t nvmei_support; /* driver supports NVME Initiator */
474 uint32_t last_fcp_wqidx;
475 };
476
477 struct hbq_s {
478 uint16_t entry_count; /* Current number of HBQ slots */
479 uint16_t buffer_count; /* Current number of buffers posted */
480 uint32_t next_hbqPutIdx; /* Index to next HBQ slot to use */
481 uint32_t hbqPutIdx; /* HBQ slot to use */
482 uint32_t local_hbqGetIdx; /* Local copy of Get index from Port */
483 void *hbq_virt; /* Virtual ptr to this hbq */
484 struct list_head hbq_buffer_list; /* buffers assigned to this HBQ */
485 /* Callback for HBQ buffer allocation */
486 struct hbq_dmabuf *(*hbq_alloc_buffer) (struct lpfc_hba *);
487 /* Callback for HBQ buffer free */
488 void (*hbq_free_buffer) (struct lpfc_hba *,
489 struct hbq_dmabuf *);
490 };
491
492 /* this matches the position in the lpfc_hbq_defs array */
493 #define LPFC_ELS_HBQ 0
494 #define LPFC_MAX_HBQS 1
495
496 enum hba_temp_state {
497 HBA_NORMAL_TEMP,
498 HBA_OVER_TEMP
499 };
500
501 enum intr_type_t {
502 NONE = 0,
503 INTx,
504 MSI,
505 MSIX,
506 };
507
508 #define LPFC_CT_CTX_MAX 64
509 struct unsol_rcv_ct_ctx {
510 uint32_t ctxt_id;
511 uint32_t SID;
512 uint32_t valid;
513 #define UNSOL_INVALID 0
514 #define UNSOL_VALID 1
515 uint16_t oxid;
516 uint16_t rxid;
517 };
518
519 #define LPFC_USER_LINK_SPEED_AUTO 0 /* auto select (default)*/
520 #define LPFC_USER_LINK_SPEED_1G 1 /* 1 Gigabaud */
521 #define LPFC_USER_LINK_SPEED_2G 2 /* 2 Gigabaud */
522 #define LPFC_USER_LINK_SPEED_4G 4 /* 4 Gigabaud */
523 #define LPFC_USER_LINK_SPEED_8G 8 /* 8 Gigabaud */
524 #define LPFC_USER_LINK_SPEED_10G 10 /* 10 Gigabaud */
525 #define LPFC_USER_LINK_SPEED_16G 16 /* 16 Gigabaud */
526 #define LPFC_USER_LINK_SPEED_32G 32 /* 32 Gigabaud */
527 #define LPFC_USER_LINK_SPEED_MAX LPFC_USER_LINK_SPEED_32G
528 #define LPFC_USER_LINK_SPEED_BITMAP ((1ULL << LPFC_USER_LINK_SPEED_32G) | \
529 (1 << LPFC_USER_LINK_SPEED_16G) | \
530 (1 << LPFC_USER_LINK_SPEED_10G) | \
531 (1 << LPFC_USER_LINK_SPEED_8G) | \
532 (1 << LPFC_USER_LINK_SPEED_4G) | \
533 (1 << LPFC_USER_LINK_SPEED_2G) | \
534 (1 << LPFC_USER_LINK_SPEED_1G) | \
535 (1 << LPFC_USER_LINK_SPEED_AUTO))
536 #define LPFC_LINK_SPEED_STRING "0, 1, 2, 4, 8, 10, 16, 32"
537
538 enum nemb_type {
539 nemb_mse = 1,
540 nemb_hbd
541 };
542
543 enum mbox_type {
544 mbox_rd = 1,
545 mbox_wr
546 };
547
548 enum dma_type {
549 dma_mbox = 1,
550 dma_ebuf
551 };
552
553 enum sta_type {
554 sta_pre_addr = 1,
555 sta_pos_addr
556 };
557
558 struct lpfc_mbox_ext_buf_ctx {
559 uint32_t state;
560 #define LPFC_BSG_MBOX_IDLE 0
561 #define LPFC_BSG_MBOX_HOST 1
562 #define LPFC_BSG_MBOX_PORT 2
563 #define LPFC_BSG_MBOX_DONE 3
564 #define LPFC_BSG_MBOX_ABTS 4
565 enum nemb_type nembType;
566 enum mbox_type mboxType;
567 uint32_t numBuf;
568 uint32_t mbxTag;
569 uint32_t seqNum;
570 struct lpfc_dmabuf *mbx_dmabuf;
571 struct list_head ext_dmabuf_list;
572 };
573
574 struct lpfc_hba {
575 /* SCSI interface function jump table entries */
576 int (*lpfc_new_scsi_buf)
577 (struct lpfc_vport *, int);
578 struct lpfc_scsi_buf * (*lpfc_get_scsi_buf)
579 (struct lpfc_hba *, struct lpfc_nodelist *);
580 int (*lpfc_scsi_prep_dma_buf)
581 (struct lpfc_hba *, struct lpfc_scsi_buf *);
582 void (*lpfc_scsi_unprep_dma_buf)
583 (struct lpfc_hba *, struct lpfc_scsi_buf *);
584 void (*lpfc_release_scsi_buf)
585 (struct lpfc_hba *, struct lpfc_scsi_buf *);
586 void (*lpfc_rampdown_queue_depth)
587 (struct lpfc_hba *);
588 void (*lpfc_scsi_prep_cmnd)
589 (struct lpfc_vport *, struct lpfc_scsi_buf *,
590 struct lpfc_nodelist *);
591
592 /* IOCB interface function jump table entries */
593 int (*__lpfc_sli_issue_iocb)
594 (struct lpfc_hba *, uint32_t,
595 struct lpfc_iocbq *, uint32_t);
596 void (*__lpfc_sli_release_iocbq)(struct lpfc_hba *,
597 struct lpfc_iocbq *);
598 int (*lpfc_hba_down_post)(struct lpfc_hba *phba);
599 IOCB_t * (*lpfc_get_iocb_from_iocbq)
600 (struct lpfc_iocbq *);
601 void (*lpfc_scsi_cmd_iocb_cmpl)
602 (struct lpfc_hba *, struct lpfc_iocbq *, struct lpfc_iocbq *);
603
604 /* MBOX interface function jump table entries */
605 int (*lpfc_sli_issue_mbox)
606 (struct lpfc_hba *, LPFC_MBOXQ_t *, uint32_t);
607
608 /* Slow-path IOCB process function jump table entries */
609 void (*lpfc_sli_handle_slow_ring_event)
610 (struct lpfc_hba *phba, struct lpfc_sli_ring *pring,
611 uint32_t mask);
612
613 /* INIT device interface function jump table entries */
614 int (*lpfc_sli_hbq_to_firmware)
615 (struct lpfc_hba *, uint32_t, struct hbq_dmabuf *);
616 int (*lpfc_sli_brdrestart)
617 (struct lpfc_hba *);
618 int (*lpfc_sli_brdready)
619 (struct lpfc_hba *, uint32_t);
620 void (*lpfc_handle_eratt)
621 (struct lpfc_hba *);
622 void (*lpfc_stop_port)
623 (struct lpfc_hba *);
624 int (*lpfc_hba_init_link)
625 (struct lpfc_hba *, uint32_t);
626 int (*lpfc_hba_down_link)
627 (struct lpfc_hba *, uint32_t);
628 int (*lpfc_selective_reset)
629 (struct lpfc_hba *);
630
631 int (*lpfc_bg_scsi_prep_dma_buf)
632 (struct lpfc_hba *, struct lpfc_scsi_buf *);
633 /* Add new entries here */
634
635 /* SLI4 specific HBA data structure */
636 struct lpfc_sli4_hba sli4_hba;
637
638 struct lpfc_sli sli;
639 uint8_t pci_dev_grp; /* lpfc PCI dev group: 0x0, 0x1, 0x2,... */
640 uint32_t sli_rev; /* SLI2, SLI3, or SLI4 */
641 uint32_t sli3_options; /* Mask of enabled SLI3 options */
642 #define LPFC_SLI3_HBQ_ENABLED 0x01
643 #define LPFC_SLI3_NPIV_ENABLED 0x02
644 #define LPFC_SLI3_VPORT_TEARDOWN 0x04
645 #define LPFC_SLI3_CRP_ENABLED 0x08
646 #define LPFC_SLI3_BG_ENABLED 0x20
647 #define LPFC_SLI3_DSS_ENABLED 0x40
648 #define LPFC_SLI4_PERFH_ENABLED 0x80
649 #define LPFC_SLI4_PHWQ_ENABLED 0x100
650 uint32_t iocb_cmd_size;
651 uint32_t iocb_rsp_size;
652
653 enum hba_state link_state;
654 uint32_t link_flag; /* link state flags */
655 #define LS_LOOPBACK_MODE 0x1 /* NPort is in Loopback mode */
656 /* This flag is set while issuing */
657 /* INIT_LINK mailbox command */
658 #define LS_NPIV_FAB_SUPPORTED 0x2 /* Fabric supports NPIV */
659 #define LS_IGNORE_ERATT 0x4 /* intr handler should ignore ERATT */
660
661 uint32_t hba_flag; /* hba generic flags */
662 #define HBA_ERATT_HANDLED 0x1 /* This flag is set when eratt handled */
663 #define DEFER_ERATT 0x2 /* Deferred error attention in progress */
664 #define HBA_FCOE_MODE 0x4 /* HBA function in FCoE Mode */
665 #define HBA_SP_QUEUE_EVT 0x8 /* Slow-path qevt posted to worker thread*/
666 #define HBA_POST_RECEIVE_BUFFER 0x10 /* Rcv buffers need to be posted */
667 #define FCP_XRI_ABORT_EVENT 0x20
668 #define ELS_XRI_ABORT_EVENT 0x40
669 #define ASYNC_EVENT 0x80
670 #define LINK_DISABLED 0x100 /* Link disabled by user */
671 #define FCF_TS_INPROG 0x200 /* FCF table scan in progress */
672 #define FCF_RR_INPROG 0x400 /* FCF roundrobin flogi in progress */
673 #define HBA_FIP_SUPPORT 0x800 /* FIP support in HBA */
674 #define HBA_AER_ENABLED 0x1000 /* AER enabled with HBA */
675 #define HBA_DEVLOSS_TMO 0x2000 /* HBA in devloss timeout */
676 #define HBA_RRQ_ACTIVE 0x4000 /* process the rrq active list */
677 #define HBA_FCP_IOQ_FLUSH 0x8000 /* FCP I/O queues being flushed */
678 #define HBA_FW_DUMP_OP 0x10000 /* Skips fn reset before FW dump */
679 #define HBA_RECOVERABLE_UE 0x20000 /* Firmware supports recoverable UE */
680 #define HBA_FORCED_LINK_SPEED 0x40000 /*
681 * Firmware supports Forced Link Speed
682 * capability
683 */
684 #define HBA_NVME_IOQ_FLUSH 0x80000 /* NVME IO queues flushed. */
685
686 uint32_t fcp_ring_in_use; /* When polling test if intr-hndlr active*/
687 struct lpfc_dmabuf slim2p;
688
689 MAILBOX_t *mbox;
690 uint32_t *mbox_ext;
691 struct lpfc_mbox_ext_buf_ctx mbox_ext_buf_ctx;
692 uint32_t ha_copy;
693 struct _PCB *pcb;
694 struct _IOCB *IOCBs;
695
696 struct lpfc_dmabuf hbqslimp;
697
698 uint16_t pci_cfg_value;
699
700 uint8_t fc_linkspeed; /* Link speed after last READ_LA */
701
702 uint32_t fc_eventTag; /* event tag for link attention */
703 uint32_t link_events;
704
705 /* These fields used to be binfo */
706 uint32_t fc_pref_DID; /* preferred D_ID */
707 uint8_t fc_pref_ALPA; /* preferred AL_PA */
708 uint32_t fc_edtovResol; /* E_D_TOV timer resolution */
709 uint32_t fc_edtov; /* E_D_TOV timer value */
710 uint32_t fc_arbtov; /* ARB_TOV timer value */
711 uint32_t fc_ratov; /* R_A_TOV timer value */
712 uint32_t fc_rttov; /* R_T_TOV timer value */
713 uint32_t fc_altov; /* AL_TOV timer value */
714 uint32_t fc_crtov; /* C_R_TOV timer value */
715 uint32_t fc_citov; /* C_I_TOV timer value */
716
717 struct serv_parm fc_fabparam; /* fabric service parameters buffer */
718 uint8_t alpa_map[128]; /* AL_PA map from READ_LA */
719
720 uint32_t lmt;
721
722 uint32_t fc_topology; /* link topology, from LINK INIT */
723 uint32_t fc_topology_changed; /* link topology, from LINK INIT */
724
725 struct lpfc_stats fc_stat;
726
727 struct lpfc_nodelist fc_fcpnodev; /* nodelist entry for no device */
728 uint32_t nport_event_cnt; /* timestamp for nlplist entry */
729
730 uint8_t wwnn[8];
731 uint8_t wwpn[8];
732 uint32_t RandomData[7];
733 uint8_t fcp_embed_io;
734 uint8_t nvme_support; /* Firmware supports NVME */
735 uint8_t nvmet_support; /* driver supports NVMET */
736 uint8_t mds_diags_support;
737
738 /* HBA Config Parameters */
739 uint32_t cfg_ack0;
740 uint32_t cfg_enable_npiv;
741 uint32_t cfg_enable_rrq;
742 uint32_t cfg_topology;
743 uint32_t cfg_link_speed;
744 #define LPFC_FCF_FOV 1 /* Fast fcf failover */
745 #define LPFC_FCF_PRIORITY 2 /* Priority fcf failover */
746 uint32_t cfg_fcf_failover_policy;
747 uint32_t cfg_fcp_io_sched;
748 uint32_t cfg_fcp2_no_tgt_reset;
749 uint32_t cfg_cr_delay;
750 uint32_t cfg_cr_count;
751 uint32_t cfg_multi_ring_support;
752 uint32_t cfg_multi_ring_rctl;
753 uint32_t cfg_multi_ring_type;
754 uint32_t cfg_poll;
755 uint32_t cfg_poll_tmo;
756 uint32_t cfg_task_mgmt_tmo;
757 uint32_t cfg_use_msi;
758 uint32_t cfg_fcp_imax;
759 uint32_t cfg_fcp_cpu_map;
760 uint32_t cfg_fcp_io_channel;
761 uint32_t cfg_nvme_oas;
762 uint32_t cfg_nvme_io_channel;
763 uint32_t cfg_nvme_enable_fb;
764 uint32_t cfg_total_seg_cnt;
765 uint32_t cfg_sg_seg_cnt;
766 uint32_t cfg_sg_dma_buf_size;
767 uint64_t cfg_soft_wwnn;
768 uint64_t cfg_soft_wwpn;
769 uint32_t cfg_hba_queue_depth;
770 uint32_t cfg_enable_hba_reset;
771 uint32_t cfg_enable_hba_heartbeat;
772 uint32_t cfg_fof;
773 uint32_t cfg_EnableXLane;
774 uint8_t cfg_oas_tgt_wwpn[8];
775 uint8_t cfg_oas_vpt_wwpn[8];
776 uint32_t cfg_oas_lun_state;
777 #define OAS_LUN_ENABLE 1
778 #define OAS_LUN_DISABLE 0
779 uint32_t cfg_oas_lun_status;
780 #define OAS_LUN_STATUS_EXISTS 0x01
781 uint32_t cfg_oas_flags;
782 #define OAS_FIND_ANY_VPORT 0x01
783 #define OAS_FIND_ANY_TARGET 0x02
784 #define OAS_LUN_VALID 0x04
785 uint32_t cfg_oas_priority;
786 uint32_t cfg_XLanePriority;
787 uint32_t cfg_enable_bg;
788 uint32_t cfg_prot_mask;
789 uint32_t cfg_prot_guard;
790 uint32_t cfg_hostmem_hgp;
791 uint32_t cfg_log_verbose;
792 uint32_t cfg_aer_support;
793 uint32_t cfg_sriov_nr_virtfn;
794 uint32_t cfg_request_firmware_upgrade;
795 uint32_t cfg_iocb_cnt;
796 uint32_t cfg_suppress_link_up;
797 uint32_t cfg_rrq_xri_bitmap_sz;
798 uint32_t cfg_delay_discovery;
799 uint32_t cfg_sli_mode;
800 #define LPFC_INITIALIZE_LINK 0 /* do normal init_link mbox */
801 #define LPFC_DELAY_INIT_LINK 1 /* layered driver hold off */
802 #define LPFC_DELAY_INIT_LINK_INDEFINITELY 2 /* wait, manual intervention */
803 uint32_t cfg_enable_dss;
804 uint32_t cfg_fdmi_on;
805 #define LPFC_FDMI_NO_SUPPORT 0 /* FDMI not supported */
806 #define LPFC_FDMI_SUPPORT 1 /* FDMI supported? */
807 uint32_t cfg_enable_SmartSAN;
808 uint32_t cfg_enable_mds_diags;
809 uint32_t cfg_enable_fc4_type;
810 uint32_t cfg_xri_split;
811 #define LPFC_ENABLE_FCP 1
812 #define LPFC_ENABLE_NVME 2
813 #define LPFC_ENABLE_BOTH 3
814 uint32_t io_channel_irqs; /* number of irqs for io channels */
815 lpfc_vpd_t vpd; /* vital product data */
816
817 struct pci_dev *pcidev;
818 struct list_head work_list;
819 uint32_t work_ha; /* Host Attention Bits for WT */
820 uint32_t work_ha_mask; /* HA Bits owned by WT */
821 uint32_t work_hs; /* HS stored in case of ERRAT */
822 uint32_t work_status[2]; /* Extra status from SLIM */
823
824 wait_queue_head_t work_waitq;
825 struct task_struct *worker_thread;
826 unsigned long data_flags;
827
828 uint32_t hbq_in_use; /* HBQs in use flag */
829 uint32_t hbq_count; /* Count of configured HBQs */
830 struct hbq_s hbqs[LPFC_MAX_HBQS]; /* local copy of hbq indicies */
831
832 atomic_t fcp_qidx; /* next FCP WQ (RR Policy) */
833 atomic_t nvme_qidx; /* next NVME WQ (RR Policy) */
834
835 phys_addr_t pci_bar0_map; /* Physical address for PCI BAR0 */
836 phys_addr_t pci_bar1_map; /* Physical address for PCI BAR1 */
837 phys_addr_t pci_bar2_map; /* Physical address for PCI BAR2 */
838 void __iomem *slim_memmap_p; /* Kernel memory mapped address for
839 PCI BAR0 */
840 void __iomem *ctrl_regs_memmap_p;/* Kernel memory mapped address for
841 PCI BAR2 */
842
843 void __iomem *pci_bar0_memmap_p; /* Kernel memory mapped address for
844 PCI BAR0 with dual-ULP support */
845 void __iomem *pci_bar2_memmap_p; /* Kernel memory mapped address for
846 PCI BAR2 with dual-ULP support */
847 void __iomem *pci_bar4_memmap_p; /* Kernel memory mapped address for
848 PCI BAR4 with dual-ULP support */
849 #define PCI_64BIT_BAR0 0
850 #define PCI_64BIT_BAR2 2
851 #define PCI_64BIT_BAR4 4
852 void __iomem *MBslimaddr; /* virtual address for mbox cmds */
853 void __iomem *HAregaddr; /* virtual address for host attn reg */
854 void __iomem *CAregaddr; /* virtual address for chip attn reg */
855 void __iomem *HSregaddr; /* virtual address for host status
856 reg */
857 void __iomem *HCregaddr; /* virtual address for host ctl reg */
858
859 struct lpfc_hgp __iomem *host_gp; /* Host side get/put pointers */
860 struct lpfc_pgp *port_gp;
861 uint32_t __iomem *hbq_put; /* Address in SLIM to HBQ put ptrs */
862 uint32_t *hbq_get; /* Host mem address of HBQ get ptrs */
863
864 int brd_no; /* FC board number */
865 char SerialNumber[32]; /* adapter Serial Number */
866 char OptionROMVersion[32]; /* adapter BIOS / Fcode version */
867 char ModelDesc[256]; /* Model Description */
868 char ModelName[80]; /* Model Name */
869 char ProgramType[256]; /* Program Type */
870 char Port[20]; /* Port No */
871 uint8_t vpd_flag; /* VPD data flag */
872
873 #define VPD_MODEL_DESC 0x1 /* valid vpd model description */
874 #define VPD_MODEL_NAME 0x2 /* valid vpd model name */
875 #define VPD_PROGRAM_TYPE 0x4 /* valid vpd program type */
876 #define VPD_PORT 0x8 /* valid vpd port data */
877 #define VPD_MASK 0xf /* mask for any vpd data */
878
879 uint8_t soft_wwn_enable;
880
881 struct timer_list fcp_poll_timer;
882 struct timer_list eratt_poll;
883 uint32_t eratt_poll_interval;
884
885 /*
886 * stat counters
887 */
888 uint64_t fc4ScsiInputRequests;
889 uint64_t fc4ScsiOutputRequests;
890 uint64_t fc4ScsiControlRequests;
891 uint64_t fc4ScsiIoCmpls;
892 uint64_t fc4NvmeInputRequests;
893 uint64_t fc4NvmeOutputRequests;
894 uint64_t fc4NvmeControlRequests;
895 uint64_t fc4NvmeIoCmpls;
896 uint64_t fc4NvmeLsRequests;
897 uint64_t fc4NvmeLsCmpls;
898
899 uint64_t bg_guard_err_cnt;
900 uint64_t bg_apptag_err_cnt;
901 uint64_t bg_reftag_err_cnt;
902
903 /* fastpath list. */
904 spinlock_t scsi_buf_list_get_lock; /* SCSI buf alloc list lock */
905 spinlock_t scsi_buf_list_put_lock; /* SCSI buf free list lock */
906 struct list_head lpfc_scsi_buf_list_get;
907 struct list_head lpfc_scsi_buf_list_put;
908 uint32_t total_scsi_bufs;
909 spinlock_t nvme_buf_list_get_lock; /* NVME buf alloc list lock */
910 spinlock_t nvme_buf_list_put_lock; /* NVME buf free list lock */
911 struct list_head lpfc_nvme_buf_list_get;
912 struct list_head lpfc_nvme_buf_list_put;
913 uint32_t total_nvme_bufs;
914 struct list_head lpfc_iocb_list;
915 uint32_t total_iocbq_bufs;
916 struct list_head active_rrq_list;
917 spinlock_t hbalock;
918
919 /* pci_mem_pools */
920 struct pci_pool *lpfc_sg_dma_buf_pool;
921 struct pci_pool *lpfc_mbuf_pool;
922 struct pci_pool *lpfc_hrb_pool; /* header receive buffer pool */
923 struct pci_pool *lpfc_drb_pool; /* data receive buffer pool */
924 struct pci_pool *lpfc_hbq_pool; /* SLI3 hbq buffer pool */
925 struct pci_pool *txrdy_payload_pool;
926 struct lpfc_dma_pool lpfc_mbuf_safety_pool;
927
928 mempool_t *mbox_mem_pool;
929 mempool_t *nlp_mem_pool;
930 mempool_t *rrq_pool;
931 mempool_t *active_rrq_pool;
932
933 struct fc_host_statistics link_stats;
934 enum intr_type_t intr_type;
935 uint32_t intr_mode;
936 #define LPFC_INTR_ERROR 0xFFFFFFFF
937 struct list_head port_list;
938 struct lpfc_vport *pport; /* physical lpfc_vport pointer */
939 uint16_t max_vpi; /* Maximum virtual nports */
940 #define LPFC_MAX_VPI 0xFFFF /* Max number of VPI supported */
941 uint16_t max_vports; /*
942 * For IOV HBAs max_vpi can change
943 * after a reset. max_vports is max
944 * number of vports present. This can
945 * be greater than max_vpi.
946 */
947 uint16_t vpi_base;
948 uint16_t vfi_base;
949 unsigned long *vpi_bmask; /* vpi allocation table */
950 uint16_t *vpi_ids;
951 uint16_t vpi_count;
952 struct list_head lpfc_vpi_blk_list;
953
954 /* Data structure used by fabric iocb scheduler */
955 struct list_head fabric_iocb_list;
956 atomic_t fabric_iocb_count;
957 struct timer_list fabric_block_timer;
958 unsigned long bit_flags;
959 #define FABRIC_COMANDS_BLOCKED 0
960 atomic_t num_rsrc_err;
961 atomic_t num_cmd_success;
962 unsigned long last_rsrc_error_time;
963 unsigned long last_ramp_down_time;
964 #ifdef CONFIG_SCSI_LPFC_DEBUG_FS
965 struct dentry *hba_debugfs_root;
966 atomic_t debugfs_vport_count;
967 struct dentry *debug_hbqinfo;
968 struct dentry *debug_dumpHostSlim;
969 struct dentry *debug_dumpHBASlim;
970 struct dentry *debug_dumpData; /* BlockGuard BPL */
971 struct dentry *debug_dumpDif; /* BlockGuard BPL */
972 struct dentry *debug_InjErrLBA; /* LBA to inject errors at */
973 struct dentry *debug_InjErrNPortID; /* NPortID to inject errors at */
974 struct dentry *debug_InjErrWWPN; /* WWPN to inject errors at */
975 struct dentry *debug_writeGuard; /* inject write guard_tag errors */
976 struct dentry *debug_writeApp; /* inject write app_tag errors */
977 struct dentry *debug_writeRef; /* inject write ref_tag errors */
978 struct dentry *debug_readGuard; /* inject read guard_tag errors */
979 struct dentry *debug_readApp; /* inject read app_tag errors */
980 struct dentry *debug_readRef; /* inject read ref_tag errors */
981
982 /* T10 DIF error injection */
983 uint32_t lpfc_injerr_wgrd_cnt;
984 uint32_t lpfc_injerr_wapp_cnt;
985 uint32_t lpfc_injerr_wref_cnt;
986 uint32_t lpfc_injerr_rgrd_cnt;
987 uint32_t lpfc_injerr_rapp_cnt;
988 uint32_t lpfc_injerr_rref_cnt;
989 uint32_t lpfc_injerr_nportid;
990 struct lpfc_name lpfc_injerr_wwpn;
991 sector_t lpfc_injerr_lba;
992 #define LPFC_INJERR_LBA_OFF (sector_t)(-1)
993
994 struct dentry *debug_slow_ring_trc;
995 struct lpfc_debugfs_trc *slow_ring_trc;
996 atomic_t slow_ring_trc_cnt;
997 /* iDiag debugfs sub-directory */
998 struct dentry *idiag_root;
999 struct dentry *idiag_pci_cfg;
1000 struct dentry *idiag_bar_acc;
1001 struct dentry *idiag_que_info;
1002 struct dentry *idiag_que_acc;
1003 struct dentry *idiag_drb_acc;
1004 struct dentry *idiag_ctl_acc;
1005 struct dentry *idiag_mbx_acc;
1006 struct dentry *idiag_ext_acc;
1007 uint8_t lpfc_idiag_last_eq;
1008 #endif
1009
1010 /* Used for deferred freeing of ELS data buffers */
1011 struct list_head elsbuf;
1012 int elsbuf_cnt;
1013 int elsbuf_prev_cnt;
1014
1015 uint8_t temp_sensor_support;
1016 /* Fields used for heart beat. */
1017 unsigned long last_completion_time;
1018 unsigned long skipped_hb;
1019 struct timer_list hb_tmofunc;
1020 uint8_t hb_outstanding;
1021 struct timer_list rrq_tmr;
1022 enum hba_temp_state over_temp_state;
1023 /* ndlp reference management */
1024 spinlock_t ndlp_lock;
1025 /*
1026 * Following bit will be set for all buffer tags which are not
1027 * associated with any HBQ.
1028 */
1029 #define QUE_BUFTAG_BIT (1<<31)
1030 uint32_t buffer_tag_count;
1031 int wait_4_mlo_maint_flg;
1032 wait_queue_head_t wait_4_mlo_m_q;
1033 /* data structure used for latency data collection */
1034 #define LPFC_NO_BUCKET 0
1035 #define LPFC_LINEAR_BUCKET 1
1036 #define LPFC_POWER2_BUCKET 2
1037 uint8_t bucket_type;
1038 uint32_t bucket_base;
1039 uint32_t bucket_step;
1040
1041 /* Maximum number of events that can be outstanding at any time*/
1042 #define LPFC_MAX_EVT_COUNT 512
1043 atomic_t fast_event_count;
1044 uint32_t fcoe_eventtag;
1045 uint32_t fcoe_eventtag_at_fcf_scan;
1046 uint32_t fcoe_cvl_eventtag;
1047 uint32_t fcoe_cvl_eventtag_attn;
1048 struct lpfc_fcf fcf;
1049 uint8_t fc_map[3];
1050 uint8_t valid_vlan;
1051 uint16_t vlan_id;
1052 struct list_head fcf_conn_rec_list;
1053
1054 spinlock_t ct_ev_lock; /* synchronize access to ct_ev_waiters */
1055 struct list_head ct_ev_waiters;
1056 struct unsol_rcv_ct_ctx ct_ctx[LPFC_CT_CTX_MAX];
1057 uint32_t ctx_idx;
1058
1059 uint8_t menlo_flag; /* menlo generic flags */
1060 #define HBA_MENLO_SUPPORT 0x1 /* HBA supports menlo commands */
1061 uint32_t iocb_cnt;
1062 uint32_t iocb_max;
1063 atomic_t sdev_cnt;
1064 uint8_t fips_spec_rev;
1065 uint8_t fips_level;
1066 spinlock_t devicelock; /* lock for luns list */
1067 mempool_t *device_data_mem_pool;
1068 struct list_head luns;
1069 #define LPFC_TRANSGRESSION_HIGH_TEMPERATURE 0x0080
1070 #define LPFC_TRANSGRESSION_LOW_TEMPERATURE 0x0040
1071 #define LPFC_TRANSGRESSION_HIGH_VOLTAGE 0x0020
1072 #define LPFC_TRANSGRESSION_LOW_VOLTAGE 0x0010
1073 #define LPFC_TRANSGRESSION_HIGH_TXBIAS 0x0008
1074 #define LPFC_TRANSGRESSION_LOW_TXBIAS 0x0004
1075 #define LPFC_TRANSGRESSION_HIGH_TXPOWER 0x0002
1076 #define LPFC_TRANSGRESSION_LOW_TXPOWER 0x0001
1077 #define LPFC_TRANSGRESSION_HIGH_RXPOWER 0x8000
1078 #define LPFC_TRANSGRESSION_LOW_RXPOWER 0x4000
1079 uint16_t sfp_alarm;
1080 uint16_t sfp_warning;
1081 };
1082
1083 static inline struct Scsi_Host *
1084 lpfc_shost_from_vport(struct lpfc_vport *vport)
1085 {
1086 return container_of((void *) vport, struct Scsi_Host, hostdata[0]);
1087 }
1088
1089 static inline void
1090 lpfc_set_loopback_flag(struct lpfc_hba *phba)
1091 {
1092 if (phba->cfg_topology == FLAGS_LOCAL_LB)
1093 phba->link_flag |= LS_LOOPBACK_MODE;
1094 else
1095 phba->link_flag &= ~LS_LOOPBACK_MODE;
1096 }
1097
1098 static inline int
1099 lpfc_is_link_up(struct lpfc_hba *phba)
1100 {
1101 return phba->link_state == LPFC_LINK_UP ||
1102 phba->link_state == LPFC_CLEAR_LA ||
1103 phba->link_state == LPFC_HBA_READY;
1104 }
1105
1106 static inline void
1107 lpfc_worker_wake_up(struct lpfc_hba *phba)
1108 {
1109 /* Set the lpfc data pending flag */
1110 set_bit(LPFC_DATA_READY, &phba->data_flags);
1111
1112 /* Wake up worker thread */
1113 wake_up(&phba->work_waitq);
1114 return;
1115 }
1116
1117 static inline int
1118 lpfc_readl(void __iomem *addr, uint32_t *data)
1119 {
1120 uint32_t temp;
1121 temp = readl(addr);
1122 if (temp == 0xffffffff)
1123 return -EIO;
1124 *data = temp;
1125 return 0;
1126 }
1127
1128 static inline int
1129 lpfc_sli_read_hs(struct lpfc_hba *phba)
1130 {
1131 /*
1132 * There was a link/board error. Read the status register to retrieve
1133 * the error event and process it.
1134 */
1135 phba->sli.slistat.err_attn_event++;
1136
1137 /* Save status info and check for unplug error */
1138 if (lpfc_readl(phba->HSregaddr, &phba->work_hs) ||
1139 lpfc_readl(phba->MBslimaddr + 0xa8, &phba->work_status[0]) ||
1140 lpfc_readl(phba->MBslimaddr + 0xac, &phba->work_status[1])) {
1141 return -EIO;
1142 }
1143
1144 /* Clear chip Host Attention error bit */
1145 writel(HA_ERATT, phba->HAregaddr);
1146 readl(phba->HAregaddr); /* flush */
1147 phba->pport->stopped = 1;
1148
1149 return 0;
1150 }
1151
1152 static inline struct lpfc_sli_ring *
1153 lpfc_phba_elsring(struct lpfc_hba *phba)
1154 {
1155 if (phba->sli_rev == LPFC_SLI_REV4)
1156 return phba->sli4_hba.els_wq->pring;
1157 return &phba->sli.sli3_ring[LPFC_ELS_RING];
1158 }