]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blob - drivers/scsi/qla2xxx/qla_def.h
projects / mirror_ubuntu-hirsute-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
scsi: qla2xxx: Add deferred queue for processing ABTS and RDP
[mirror_ubuntu-hirsute-kernel.git] / drivers / scsi / qla2xxx / qla_def.h
1 /*
2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2014 QLogic Corporation
4 *
5 * See LICENSE.qla2xxx for copyright and licensing details.
6 */
7 #ifndef __QLA_DEF_H
8 #define __QLA_DEF_H
9
10 #include <linux/kernel.h>
11 #include <linux/init.h>
12 #include <linux/types.h>
13 #include <linux/module.h>
14 #include <linux/list.h>
15 #include <linux/pci.h>
16 #include <linux/dma-mapping.h>
17 #include <linux/sched.h>
18 #include <linux/slab.h>
19 #include <linux/dmapool.h>
20 #include <linux/mempool.h>
21 #include <linux/spinlock.h>
22 #include <linux/completion.h>
23 #include <linux/interrupt.h>
24 #include <linux/workqueue.h>
25 #include <linux/firmware.h>
26 #include <linux/aer.h>
27 #include <linux/mutex.h>
28 #include <linux/btree.h>
29
30 #include <scsi/scsi.h>
31 #include <scsi/scsi_host.h>
32 #include <scsi/scsi_device.h>
33 #include <scsi/scsi_cmnd.h>
34 #include <scsi/scsi_transport_fc.h>
35 #include <scsi/scsi_bsg_fc.h>
36
37 /* Big endian Fibre Channel S_ID (source ID) or D_ID (destination ID). */
38 typedef struct {
39 uint8_t domain;
40 uint8_t area;
41 uint8_t al_pa;
42 } be_id_t;
43
44 /* Little endian Fibre Channel S_ID (source ID) or D_ID (destination ID). */
45 typedef struct {
46 uint8_t al_pa;
47 uint8_t area;
48 uint8_t domain;
49 } le_id_t;
50
51 #include "qla_bsg.h"
52 #include "qla_dsd.h"
53 #include "qla_nx.h"
54 #include "qla_nx2.h"
55 #include "qla_nvme.h"
56 #define QLA2XXX_DRIVER_NAME "qla2xxx"
57 #define QLA2XXX_APIDEV "ql2xapidev"
58 #define QLA2XXX_MANUFACTURER "QLogic Corporation"
59
60 /*
61 * We have MAILBOX_REGISTER_COUNT sized arrays in a few places,
62 * but that's fine as we don't look at the last 24 ones for
63 * ISP2100 HBAs.
64 */
65 #define MAILBOX_REGISTER_COUNT_2100 8
66 #define MAILBOX_REGISTER_COUNT_2200 24
67 #define MAILBOX_REGISTER_COUNT 32
68
69 #define QLA2200A_RISC_ROM_VER 4
70 #define FPM_2300 6
71 #define FPM_2310 7
72
73 #include "qla_settings.h"
74
75 #define MODE_DUAL (MODE_TARGET | MODE_INITIATOR)
76
77 /*
78 * Data bit definitions
79 */
80 #define BIT_0 0x1
81 #define BIT_1 0x2
82 #define BIT_2 0x4
83 #define BIT_3 0x8
84 #define BIT_4 0x10
85 #define BIT_5 0x20
86 #define BIT_6 0x40
87 #define BIT_7 0x80
88 #define BIT_8 0x100
89 #define BIT_9 0x200
90 #define BIT_10 0x400
91 #define BIT_11 0x800
92 #define BIT_12 0x1000
93 #define BIT_13 0x2000
94 #define BIT_14 0x4000
95 #define BIT_15 0x8000
96 #define BIT_16 0x10000
97 #define BIT_17 0x20000
98 #define BIT_18 0x40000
99 #define BIT_19 0x80000
100 #define BIT_20 0x100000
101 #define BIT_21 0x200000
102 #define BIT_22 0x400000
103 #define BIT_23 0x800000
104 #define BIT_24 0x1000000
105 #define BIT_25 0x2000000
106 #define BIT_26 0x4000000
107 #define BIT_27 0x8000000
108 #define BIT_28 0x10000000
109 #define BIT_29 0x20000000
110 #define BIT_30 0x40000000
111 #define BIT_31 0x80000000
112
113 #define LSB(x) ((uint8_t)(x))
114 #define MSB(x) ((uint8_t)((uint16_t)(x) >> 8))
115
116 #define LSW(x) ((uint16_t)(x))
117 #define MSW(x) ((uint16_t)((uint32_t)(x) >> 16))
118
119 #define LSD(x) ((uint32_t)((uint64_t)(x)))
120 #define MSD(x) ((uint32_t)((((uint64_t)(x)) >> 16) >> 16))
121
122 #define MAKE_HANDLE(x, y) ((uint32_t)((((uint32_t)(x)) << 16) | (uint32_t)(y)))
123
124 /*
125 * I/O register
126 */
127
128 #define RD_REG_BYTE(addr) readb(addr)
129 #define RD_REG_WORD(addr) readw(addr)
130 #define RD_REG_DWORD(addr) readl(addr)
131 #define RD_REG_BYTE_RELAXED(addr) readb_relaxed(addr)
132 #define RD_REG_WORD_RELAXED(addr) readw_relaxed(addr)
133 #define RD_REG_DWORD_RELAXED(addr) readl_relaxed(addr)
134 #define WRT_REG_BYTE(addr, data) writeb(data, addr)
135 #define WRT_REG_WORD(addr, data) writew(data, addr)
136 #define WRT_REG_DWORD(addr, data) writel(data, addr)
137
138 /*
139 * ISP83XX specific remote register addresses
140 */
141 #define QLA83XX_LED_PORT0 0x00201320
142 #define QLA83XX_LED_PORT1 0x00201328
143 #define QLA83XX_IDC_DEV_STATE 0x22102384
144 #define QLA83XX_IDC_MAJOR_VERSION 0x22102380
145 #define QLA83XX_IDC_MINOR_VERSION 0x22102398
146 #define QLA83XX_IDC_DRV_PRESENCE 0x22102388
147 #define QLA83XX_IDC_DRIVER_ACK 0x2210238c
148 #define QLA83XX_IDC_CONTROL 0x22102390
149 #define QLA83XX_IDC_AUDIT 0x22102394
150 #define QLA83XX_IDC_LOCK_RECOVERY 0x2210239c
151 #define QLA83XX_DRIVER_LOCKID 0x22102104
152 #define QLA83XX_DRIVER_LOCK 0x8111c028
153 #define QLA83XX_DRIVER_UNLOCK 0x8111c02c
154 #define QLA83XX_FLASH_LOCKID 0x22102100
155 #define QLA83XX_FLASH_LOCK 0x8111c010
156 #define QLA83XX_FLASH_UNLOCK 0x8111c014
157 #define QLA83XX_DEV_PARTINFO1 0x221023e0
158 #define QLA83XX_DEV_PARTINFO2 0x221023e4
159 #define QLA83XX_FW_HEARTBEAT 0x221020b0
160 #define QLA83XX_PEG_HALT_STATUS1 0x221020a8
161 #define QLA83XX_PEG_HALT_STATUS2 0x221020ac
162
163 /* 83XX: Macros defining 8200 AEN Reason codes */
164 #define IDC_DEVICE_STATE_CHANGE BIT_0
165 #define IDC_PEG_HALT_STATUS_CHANGE BIT_1
166 #define IDC_NIC_FW_REPORTED_FAILURE BIT_2
167 #define IDC_HEARTBEAT_FAILURE BIT_3
168
169 /* 83XX: Macros defining 8200 AEN Error-levels */
170 #define ERR_LEVEL_NON_FATAL 0x1
171 #define ERR_LEVEL_RECOVERABLE_FATAL 0x2
172 #define ERR_LEVEL_UNRECOVERABLE_FATAL 0x4
173
174 /* 83XX: Macros for IDC Version */
175 #define QLA83XX_SUPP_IDC_MAJOR_VERSION 0x01
176 #define QLA83XX_SUPP_IDC_MINOR_VERSION 0x0
177
178 /* 83XX: Macros for scheduling dpc tasks */
179 #define QLA83XX_NIC_CORE_RESET 0x1
180 #define QLA83XX_IDC_STATE_HANDLER 0x2
181 #define QLA83XX_NIC_CORE_UNRECOVERABLE 0x3
182
183 /* 83XX: Macros for defining IDC-Control bits */
184 #define QLA83XX_IDC_RESET_DISABLED BIT_0
185 #define QLA83XX_IDC_GRACEFUL_RESET BIT_1
186
187 /* 83XX: Macros for different timeouts */
188 #define QLA83XX_IDC_INITIALIZATION_TIMEOUT 30
189 #define QLA83XX_IDC_RESET_ACK_TIMEOUT 10
190 #define QLA83XX_MAX_LOCK_RECOVERY_WAIT (2 * HZ)
191
192 /* 83XX: Macros for defining class in DEV-Partition Info register */
193 #define QLA83XX_CLASS_TYPE_NONE 0x0
194 #define QLA83XX_CLASS_TYPE_NIC 0x1
195 #define QLA83XX_CLASS_TYPE_FCOE 0x2
196 #define QLA83XX_CLASS_TYPE_ISCSI 0x3
197
198 /* 83XX: Macros for IDC Lock-Recovery stages */
199 #define IDC_LOCK_RECOVERY_STAGE1 0x1 /* Stage1: Intent for
200 * lock-recovery
201 */
202 #define IDC_LOCK_RECOVERY_STAGE2 0x2 /* Stage2: Perform lock-recovery */
203
204 /* 83XX: Macros for IDC Audit type */
205 #define IDC_AUDIT_TIMESTAMP 0x0 /* IDC-AUDIT: Record timestamp of
206 * dev-state change to NEED-RESET
207 * or NEED-QUIESCENT
208 */
209 #define IDC_AUDIT_COMPLETION 0x1 /* IDC-AUDIT: Record duration of
210 * reset-recovery completion is
211 * second
212 */
213 /* ISP2031: Values for laser on/off */
214 #define PORT_0_2031 0x00201340
215 #define PORT_1_2031 0x00201350
216 #define LASER_ON_2031 0x01800100
217 #define LASER_OFF_2031 0x01800180
218
219 /*
220 * The ISP2312 v2 chip cannot access the FLASH/GPIO registers via MMIO in an
221 * 133Mhz slot.
222 */
223 #define RD_REG_WORD_PIO(addr) (inw((unsigned long)addr))
224 #define WRT_REG_WORD_PIO(addr, data) (outw(data, (unsigned long)addr))
225
226 /*
227 * Fibre Channel device definitions.
228 */
229 #define WWN_SIZE 8 /* Size of WWPN, WWN & WWNN */
230 #define MAX_FIBRE_DEVICES_2100 512
231 #define MAX_FIBRE_DEVICES_2400 2048
232 #define MAX_FIBRE_DEVICES_LOOP 128
233 #define MAX_FIBRE_DEVICES_MAX MAX_FIBRE_DEVICES_2400
234 #define LOOPID_MAP_SIZE (ha->max_fibre_devices)
235 #define MAX_FIBRE_LUNS 0xFFFF
236 #define MAX_HOST_COUNT 16
237
238 /*
239 * Host adapter default definitions.
240 */
241 #define MAX_BUSES 1 /* We only have one bus today */
242 #define MIN_LUNS 8
243 #define MAX_LUNS MAX_FIBRE_LUNS
244 #define MAX_CMDS_PER_LUN 255
245
246 /*
247 * Fibre Channel device definitions.
248 */
249 #define SNS_LAST_LOOP_ID_2100 0xfe
250 #define SNS_LAST_LOOP_ID_2300 0x7ff
251
252 #define LAST_LOCAL_LOOP_ID 0x7d
253 #define SNS_FL_PORT 0x7e
254 #define FABRIC_CONTROLLER 0x7f
255 #define SIMPLE_NAME_SERVER 0x80
256 #define SNS_FIRST_LOOP_ID 0x81
257 #define MANAGEMENT_SERVER 0xfe
258 #define BROADCAST 0xff
259
260 /*
261 * There is no correspondence between an N-PORT id and an AL_PA. Therefore the
262 * valid range of an N-PORT id is 0 through 0x7ef.
263 */
264 #define NPH_LAST_HANDLE 0x7ee
265 #define NPH_MGMT_SERVER 0x7ef /* FFFFEF */
266 #define NPH_SNS 0x7fc /* FFFFFC */
267 #define NPH_FABRIC_CONTROLLER 0x7fd /* FFFFFD */
268 #define NPH_F_PORT 0x7fe /* FFFFFE */
269 #define NPH_IP_BROADCAST 0x7ff /* FFFFFF */
270
271 #define NPH_SNS_LID(ha) (IS_FWI2_CAPABLE(ha) ? NPH_SNS : SIMPLE_NAME_SERVER)
272
273 #define MAX_CMDSZ 16 /* SCSI maximum CDB size. */
274 #include "qla_fw.h"
275
276 struct name_list_extended {
277 struct get_name_list_extended *l;
278 dma_addr_t ldma;
279 struct list_head fcports;
280 u32 size;
281 u8 sent;
282 };
283 /*
284 * Timeout timer counts in seconds
285 */
286 #define PORT_RETRY_TIME 1
287 #define LOOP_DOWN_TIMEOUT 60
288 #define LOOP_DOWN_TIME 255 /* 240 */
289 #define LOOP_DOWN_RESET (LOOP_DOWN_TIME - 30)
290
291 #define DEFAULT_OUTSTANDING_COMMANDS 4096
292 #define MIN_OUTSTANDING_COMMANDS 128
293
294 /* ISP request and response entry counts (37-65535) */
295 #define REQUEST_ENTRY_CNT_2100 128 /* Number of request entries. */
296 #define REQUEST_ENTRY_CNT_2200 2048 /* Number of request entries. */
297 #define REQUEST_ENTRY_CNT_24XX 2048 /* Number of request entries. */
298 #define REQUEST_ENTRY_CNT_83XX 8192 /* Number of request entries. */
299 #define RESPONSE_ENTRY_CNT_83XX 4096 /* Number of response entries.*/
300 #define RESPONSE_ENTRY_CNT_2100 64 /* Number of response entries.*/
301 #define RESPONSE_ENTRY_CNT_2300 512 /* Number of response entries.*/
302 #define RESPONSE_ENTRY_CNT_MQ 128 /* Number of response entries.*/
303 #define ATIO_ENTRY_CNT_24XX 4096 /* Number of ATIO entries. */
304 #define RESPONSE_ENTRY_CNT_FX00 256 /* Number of response entries.*/
305 #define FW_DEF_EXCHANGES_CNT 2048
306 #define FW_MAX_EXCHANGES_CNT (32 * 1024)
307 #define REDUCE_EXCHANGES_CNT (8 * 1024)
308
309 struct req_que;
310 struct qla_tgt_sess;
311
312 /*
313 * SCSI Request Block
314 */
315 struct srb_cmd {
316 struct scsi_cmnd *cmd; /* Linux SCSI command pkt */
317 uint32_t request_sense_length;
318 uint32_t fw_sense_length;
319 uint8_t *request_sense_ptr;
320 struct ct6_dsd *ct6_ctx;
321 struct crc_context *crc_ctx;
322 };
323
324 /*
325 * SRB flag definitions
326 */
327 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
328 #define SRB_FCP_CMND_DMA_VALID BIT_12 /* DIF: DSD List valid */
329 #define SRB_CRC_CTX_DMA_VALID BIT_2 /* DIF: context DMA valid */
330 #define SRB_CRC_PROT_DMA_VALID BIT_4 /* DIF: prot DMA valid */
331 #define SRB_CRC_CTX_DSD_VALID BIT_5 /* DIF: dsd_list valid */
332 #define SRB_WAKEUP_ON_COMP BIT_6
333 #define SRB_DIF_BUNDL_DMA_VALID BIT_7 /* DIF: DMA list valid */
334
335 /* To identify if a srb is of T10-CRC type. @sp => srb_t pointer */
336 #define IS_PROT_IO(sp) (sp->flags & SRB_CRC_CTX_DSD_VALID)
337
338 /*
339 * 24 bit port ID type definition.
340 */
341 typedef union {
342 uint32_t b24 : 24;
343
344 struct {
345 #ifdef __BIG_ENDIAN
346 uint8_t domain;
347 uint8_t area;
348 uint8_t al_pa;
349 #elif defined(__LITTLE_ENDIAN)
350 uint8_t al_pa;
351 uint8_t area;
352 uint8_t domain;
353 #else
354 #error "__BIG_ENDIAN or __LITTLE_ENDIAN must be defined!"
355 #endif
356 uint8_t rsvd_1;
357 } b;
358 } port_id_t;
359 #define INVALID_PORT_ID 0xFFFFFF
360
361 static inline le_id_t be_id_to_le(be_id_t id)
362 {
363 le_id_t res;
364
365 res.domain = id.domain;
366 res.area = id.area;
367 res.al_pa = id.al_pa;
368
369 return res;
370 }
371
372 static inline be_id_t le_id_to_be(le_id_t id)
373 {
374 be_id_t res;
375
376 res.domain = id.domain;
377 res.area = id.area;
378 res.al_pa = id.al_pa;
379
380 return res;
381 }
382
383 static inline port_id_t be_to_port_id(be_id_t id)
384 {
385 port_id_t res;
386
387 res.b.domain = id.domain;
388 res.b.area = id.area;
389 res.b.al_pa = id.al_pa;
390 res.b.rsvd_1 = 0;
391
392 return res;
393 }
394
395 static inline be_id_t port_id_to_be_id(port_id_t port_id)
396 {
397 be_id_t res;
398
399 res.domain = port_id.b.domain;
400 res.area = port_id.b.area;
401 res.al_pa = port_id.b.al_pa;
402
403 return res;
404 }
405
406 struct els_logo_payload {
407 uint8_t opcode;
408 uint8_t rsvd[3];
409 uint8_t s_id[3];
410 uint8_t rsvd1[1];
411 uint8_t wwpn[WWN_SIZE];
412 };
413
414 struct els_plogi_payload {
415 uint8_t opcode;
416 uint8_t rsvd[3];
417 uint8_t data[112];
418 };
419
420 struct ct_arg {
421 void *iocb;
422 u16 nport_handle;
423 dma_addr_t req_dma;
424 dma_addr_t rsp_dma;
425 u32 req_size;
426 u32 rsp_size;
427 u32 req_allocated_size;
428 u32 rsp_allocated_size;
429 void *req;
430 void *rsp;
431 port_id_t id;
432 };
433
434 /*
435 * SRB extensions.
436 */
437 struct srb_iocb {
438 union {
439 struct {
440 uint16_t flags;
441 #define SRB_LOGIN_RETRIED BIT_0
442 #define SRB_LOGIN_COND_PLOGI BIT_1
443 #define SRB_LOGIN_SKIP_PRLI BIT_2
444 #define SRB_LOGIN_NVME_PRLI BIT_3
445 #define SRB_LOGIN_PRLI_ONLY BIT_4
446 uint16_t data[2];
447 u32 iop[2];
448 } logio;
449 struct {
450 #define ELS_DCMD_TIMEOUT 20
451 #define ELS_DCMD_LOGO 0x5
452 uint32_t flags;
453 uint32_t els_cmd;
454 struct completion comp;
455 struct els_logo_payload *els_logo_pyld;
456 dma_addr_t els_logo_pyld_dma;
457 } els_logo;
458 struct els_plogi {
459 #define ELS_DCMD_PLOGI 0x3
460 uint32_t flags;
461 uint32_t els_cmd;
462 struct completion comp;
463 struct els_plogi_payload *els_plogi_pyld;
464 struct els_plogi_payload *els_resp_pyld;
465 u32 tx_size;
466 u32 rx_size;
467 dma_addr_t els_plogi_pyld_dma;
468 dma_addr_t els_resp_pyld_dma;
469 uint32_t fw_status[3];
470 __le16 comp_status;
471 __le16 len;
472 } els_plogi;
473 struct {
474 /*
475 * Values for flags field below are as
476 * defined in tsk_mgmt_entry struct
477 * for control_flags field in qla_fw.h.
478 */
479 uint64_t lun;
480 uint32_t flags;
481 uint32_t data;
482 struct completion comp;
483 __le16 comp_status;
484 } tmf;
485 struct {
486 #define SRB_FXDISC_REQ_DMA_VALID BIT_0
487 #define SRB_FXDISC_RESP_DMA_VALID BIT_1
488 #define SRB_FXDISC_REQ_DWRD_VALID BIT_2
489 #define SRB_FXDISC_RSP_DWRD_VALID BIT_3
490 #define FXDISC_TIMEOUT 20
491 uint8_t flags;
492 uint32_t req_len;
493 uint32_t rsp_len;
494 void *req_addr;
495 void *rsp_addr;
496 dma_addr_t req_dma_handle;
497 dma_addr_t rsp_dma_handle;
498 __le32 adapter_id;
499 __le32 adapter_id_hi;
500 __le16 req_func_type;
501 __le32 req_data;
502 __le32 req_data_extra;
503 __le32 result;
504 __le32 seq_number;
505 __le16 fw_flags;
506 struct completion fxiocb_comp;
507 __le32 reserved_0;
508 uint8_t reserved_1;
509 } fxiocb;
510 struct {
511 uint32_t cmd_hndl;
512 __le16 comp_status;
513 __le16 req_que_no;
514 struct completion comp;
515 } abt;
516 struct ct_arg ctarg;
517 #define MAX_IOCB_MB_REG 28
518 #define SIZEOF_IOCB_MB_REG (MAX_IOCB_MB_REG * sizeof(uint16_t))
519 struct {
520 __le16 in_mb[MAX_IOCB_MB_REG]; /* from FW */
521 __le16 out_mb[MAX_IOCB_MB_REG]; /* to FW */
522 void *out, *in;
523 dma_addr_t out_dma, in_dma;
524 struct completion comp;
525 int rc;
526 } mbx;
527 struct {
528 struct imm_ntfy_from_isp *ntfy;
529 } nack;
530 struct {
531 __le16 comp_status;
532 uint16_t rsp_pyld_len;
533 uint8_t aen_op;
534 void *desc;
535
536 /* These are only used with ls4 requests */
537 int cmd_len;
538 int rsp_len;
539 dma_addr_t cmd_dma;
540 dma_addr_t rsp_dma;
541 enum nvmefc_fcp_datadir dir;
542 uint32_t dl;
543 uint32_t timeout_sec;
544 struct list_head entry;
545 } nvme;
546 struct {
547 u16 cmd;
548 u16 vp_index;
549 } ctrlvp;
550 } u;
551
552 struct timer_list timer;
553 void (*timeout)(void *);
554 };
555
556 /* Values for srb_ctx type */
557 #define SRB_LOGIN_CMD 1
558 #define SRB_LOGOUT_CMD 2
559 #define SRB_ELS_CMD_RPT 3
560 #define SRB_ELS_CMD_HST 4
561 #define SRB_CT_CMD 5
562 #define SRB_ADISC_CMD 6
563 #define SRB_TM_CMD 7
564 #define SRB_SCSI_CMD 8
565 #define SRB_BIDI_CMD 9
566 #define SRB_FXIOCB_DCMD 10
567 #define SRB_FXIOCB_BCMD 11
568 #define SRB_ABT_CMD 12
569 #define SRB_ELS_DCMD 13
570 #define SRB_MB_IOCB 14
571 #define SRB_CT_PTHRU_CMD 15
572 #define SRB_NACK_PLOGI 16
573 #define SRB_NACK_PRLI 17
574 #define SRB_NACK_LOGO 18
575 #define SRB_NVME_CMD 19
576 #define SRB_NVME_LS 20
577 #define SRB_PRLI_CMD 21
578 #define SRB_CTRL_VP 22
579 #define SRB_PRLO_CMD 23
580
581 enum {
582 TYPE_SRB,
583 TYPE_TGT_CMD,
584 TYPE_TGT_TMCMD, /* task management */
585 };
586
587 typedef struct srb {
588 /*
589 * Do not move cmd_type field, it needs to
590 * line up with qla_tgt_cmd->cmd_type
591 */
592 uint8_t cmd_type;
593 uint8_t pad[3];
594 struct kref cmd_kref; /* need to migrate ref_count over to this */
595 void *priv;
596 wait_queue_head_t nvme_ls_waitq;
597 struct fc_port *fcport;
598 struct scsi_qla_host *vha;
599 unsigned int start_timer:1;
600 unsigned int abort:1;
601 unsigned int aborted:1;
602 unsigned int completed:1;
603
604 uint32_t handle;
605 uint16_t flags;
606 uint16_t type;
607 const char *name;
608 int iocbs;
609 struct qla_qpair *qpair;
610 struct srb *cmd_sp;
611 struct list_head elem;
612 u32 gen1; /* scratch */
613 u32 gen2; /* scratch */
614 int rc;
615 int retry_count;
616 struct completion *comp;
617 union {
618 struct srb_iocb iocb_cmd;
619 struct bsg_job *bsg_job;
620 struct srb_cmd scmd;
621 } u;
622 /*
623 * Report completion status @res and call sp_put(@sp). @res is
624 * an NVMe status code, a SCSI result (e.g. DID_OK << 16) or a
625 * QLA_* status value.
626 */
627 void (*done)(struct srb *sp, int res);
628 /* Stop the timer and free @sp. Only used by the FCP code. */
629 void (*free)(struct srb *sp);
630 /*
631 * Call nvme_private->fd->done() and free @sp. Only used by the NVMe
632 * code.
633 */
634 void (*put_fn)(struct kref *kref);
635 } srb_t;
636
637 #define GET_CMD_SP(sp) (sp->u.scmd.cmd)
638
639 #define GET_CMD_SENSE_LEN(sp) \
640 (sp->u.scmd.request_sense_length)
641 #define SET_CMD_SENSE_LEN(sp, len) \
642 (sp->u.scmd.request_sense_length = len)
643 #define GET_CMD_SENSE_PTR(sp) \
644 (sp->u.scmd.request_sense_ptr)
645 #define SET_CMD_SENSE_PTR(sp, ptr) \
646 (sp->u.scmd.request_sense_ptr = ptr)
647 #define GET_FW_SENSE_LEN(sp) \
648 (sp->u.scmd.fw_sense_length)
649 #define SET_FW_SENSE_LEN(sp, len) \
650 (sp->u.scmd.fw_sense_length = len)
651
652 struct msg_echo_lb {
653 dma_addr_t send_dma;
654 dma_addr_t rcv_dma;
655 uint16_t req_sg_cnt;
656 uint16_t rsp_sg_cnt;
657 uint16_t options;
658 uint32_t transfer_size;
659 uint32_t iteration_count;
660 };
661
662 /*
663 * ISP I/O Register Set structure definitions.
664 */
665 struct device_reg_2xxx {
666 uint16_t flash_address; /* Flash BIOS address */
667 uint16_t flash_data; /* Flash BIOS data */
668 uint16_t unused_1[1]; /* Gap */
669 uint16_t ctrl_status; /* Control/Status */
670 #define CSR_FLASH_64K_BANK BIT_3 /* Flash upper 64K bank select */
671 #define CSR_FLASH_ENABLE BIT_1 /* Flash BIOS Read/Write enable */
672 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
673
674 uint16_t ictrl; /* Interrupt control */
675 #define ICR_EN_INT BIT_15 /* ISP enable interrupts. */
676 #define ICR_EN_RISC BIT_3 /* ISP enable RISC interrupts. */
677
678 uint16_t istatus; /* Interrupt status */
679 #define ISR_RISC_INT BIT_3 /* RISC interrupt */
680
681 uint16_t semaphore; /* Semaphore */
682 uint16_t nvram; /* NVRAM register. */
683 #define NVR_DESELECT 0
684 #define NVR_BUSY BIT_15
685 #define NVR_WRT_ENABLE BIT_14 /* Write enable */
686 #define NVR_PR_ENABLE BIT_13 /* Protection register enable */
687 #define NVR_DATA_IN BIT_3
688 #define NVR_DATA_OUT BIT_2
689 #define NVR_SELECT BIT_1
690 #define NVR_CLOCK BIT_0
691
692 #define NVR_WAIT_CNT 20000
693
694 union {
695 struct {
696 uint16_t mailbox0;
697 uint16_t mailbox1;
698 uint16_t mailbox2;
699 uint16_t mailbox3;
700 uint16_t mailbox4;
701 uint16_t mailbox5;
702 uint16_t mailbox6;
703 uint16_t mailbox7;
704 uint16_t unused_2[59]; /* Gap */
705 } __attribute__((packed)) isp2100;
706 struct {
707 /* Request Queue */
708 uint16_t req_q_in; /* In-Pointer */
709 uint16_t req_q_out; /* Out-Pointer */
710 /* Response Queue */
711 uint16_t rsp_q_in; /* In-Pointer */
712 uint16_t rsp_q_out; /* Out-Pointer */
713
714 /* RISC to Host Status */
715 uint32_t host_status;
716 #define HSR_RISC_INT BIT_15 /* RISC interrupt */
717 #define HSR_RISC_PAUSED BIT_8 /* RISC Paused */
718
719 /* Host to Host Semaphore */
720 uint16_t host_semaphore;
721 uint16_t unused_3[17]; /* Gap */
722 uint16_t mailbox0;
723 uint16_t mailbox1;
724 uint16_t mailbox2;
725 uint16_t mailbox3;
726 uint16_t mailbox4;
727 uint16_t mailbox5;
728 uint16_t mailbox6;
729 uint16_t mailbox7;
730 uint16_t mailbox8;
731 uint16_t mailbox9;
732 uint16_t mailbox10;
733 uint16_t mailbox11;
734 uint16_t mailbox12;
735 uint16_t mailbox13;
736 uint16_t mailbox14;
737 uint16_t mailbox15;
738 uint16_t mailbox16;
739 uint16_t mailbox17;
740 uint16_t mailbox18;
741 uint16_t mailbox19;
742 uint16_t mailbox20;
743 uint16_t mailbox21;
744 uint16_t mailbox22;
745 uint16_t mailbox23;
746 uint16_t mailbox24;
747 uint16_t mailbox25;
748 uint16_t mailbox26;
749 uint16_t mailbox27;
750 uint16_t mailbox28;
751 uint16_t mailbox29;
752 uint16_t mailbox30;
753 uint16_t mailbox31;
754 uint16_t fb_cmd;
755 uint16_t unused_4[10]; /* Gap */
756 } __attribute__((packed)) isp2300;
757 } u;
758
759 uint16_t fpm_diag_config;
760 uint16_t unused_5[0x4]; /* Gap */
761 uint16_t risc_hw;
762 uint16_t unused_5_1; /* Gap */
763 uint16_t pcr; /* Processor Control Register. */
764 uint16_t unused_6[0x5]; /* Gap */
765 uint16_t mctr; /* Memory Configuration and Timing. */
766 uint16_t unused_7[0x3]; /* Gap */
767 uint16_t fb_cmd_2100; /* Unused on 23XX */
768 uint16_t unused_8[0x3]; /* Gap */
769 uint16_t hccr; /* Host command & control register. */
770 #define HCCR_HOST_INT BIT_7 /* Host interrupt bit */
771 #define HCCR_RISC_PAUSE BIT_5 /* Pause mode bit */
772 /* HCCR commands */
773 #define HCCR_RESET_RISC 0x1000 /* Reset RISC */
774 #define HCCR_PAUSE_RISC 0x2000 /* Pause RISC */
775 #define HCCR_RELEASE_RISC 0x3000 /* Release RISC from reset. */
776 #define HCCR_SET_HOST_INT 0x5000 /* Set host interrupt */
777 #define HCCR_CLR_HOST_INT 0x6000 /* Clear HOST interrupt */
778 #define HCCR_CLR_RISC_INT 0x7000 /* Clear RISC interrupt */
779 #define HCCR_DISABLE_PARITY_PAUSE 0x4001 /* Disable parity error RISC pause. */
780 #define HCCR_ENABLE_PARITY 0xA000 /* Enable PARITY interrupt */
781
782 uint16_t unused_9[5]; /* Gap */
783 uint16_t gpiod; /* GPIO Data register. */
784 uint16_t gpioe; /* GPIO Enable register. */
785 #define GPIO_LED_MASK 0x00C0
786 #define GPIO_LED_GREEN_OFF_AMBER_OFF 0x0000
787 #define GPIO_LED_GREEN_ON_AMBER_OFF 0x0040
788 #define GPIO_LED_GREEN_OFF_AMBER_ON 0x0080
789 #define GPIO_LED_GREEN_ON_AMBER_ON 0x00C0
790 #define GPIO_LED_ALL_OFF 0x0000
791 #define GPIO_LED_RED_ON_OTHER_OFF 0x0001 /* isp2322 */
792 #define GPIO_LED_RGA_ON 0x00C1 /* isp2322: red green amber */
793
794 union {
795 struct {
796 uint16_t unused_10[8]; /* Gap */
797 uint16_t mailbox8;
798 uint16_t mailbox9;
799 uint16_t mailbox10;
800 uint16_t mailbox11;
801 uint16_t mailbox12;
802 uint16_t mailbox13;
803 uint16_t mailbox14;
804 uint16_t mailbox15;
805 uint16_t mailbox16;
806 uint16_t mailbox17;
807 uint16_t mailbox18;
808 uint16_t mailbox19;
809 uint16_t mailbox20;
810 uint16_t mailbox21;
811 uint16_t mailbox22;
812 uint16_t mailbox23; /* Also probe reg. */
813 } __attribute__((packed)) isp2200;
814 } u_end;
815 };
816
817 struct device_reg_25xxmq {
818 uint32_t req_q_in;
819 uint32_t req_q_out;
820 uint32_t rsp_q_in;
821 uint32_t rsp_q_out;
822 uint32_t atio_q_in;
823 uint32_t atio_q_out;
824 };
825
826
827 struct device_reg_fx00 {
828 uint32_t mailbox0; /* 00 */
829 uint32_t mailbox1; /* 04 */
830 uint32_t mailbox2; /* 08 */
831 uint32_t mailbox3; /* 0C */
832 uint32_t mailbox4; /* 10 */
833 uint32_t mailbox5; /* 14 */
834 uint32_t mailbox6; /* 18 */
835 uint32_t mailbox7; /* 1C */
836 uint32_t mailbox8; /* 20 */
837 uint32_t mailbox9; /* 24 */
838 uint32_t mailbox10; /* 28 */
839 uint32_t mailbox11;
840 uint32_t mailbox12;
841 uint32_t mailbox13;
842 uint32_t mailbox14;
843 uint32_t mailbox15;
844 uint32_t mailbox16;
845 uint32_t mailbox17;
846 uint32_t mailbox18;
847 uint32_t mailbox19;
848 uint32_t mailbox20;
849 uint32_t mailbox21;
850 uint32_t mailbox22;
851 uint32_t mailbox23;
852 uint32_t mailbox24;
853 uint32_t mailbox25;
854 uint32_t mailbox26;
855 uint32_t mailbox27;
856 uint32_t mailbox28;
857 uint32_t mailbox29;
858 uint32_t mailbox30;
859 uint32_t mailbox31;
860 uint32_t aenmailbox0;
861 uint32_t aenmailbox1;
862 uint32_t aenmailbox2;
863 uint32_t aenmailbox3;
864 uint32_t aenmailbox4;
865 uint32_t aenmailbox5;
866 uint32_t aenmailbox6;
867 uint32_t aenmailbox7;
868 /* Request Queue. */
869 uint32_t req_q_in; /* A0 - Request Queue In-Pointer */
870 uint32_t req_q_out; /* A4 - Request Queue Out-Pointer */
871 /* Response Queue. */
872 uint32_t rsp_q_in; /* A8 - Response Queue In-Pointer */
873 uint32_t rsp_q_out; /* AC - Response Queue Out-Pointer */
874 /* Init values shadowed on FW Up Event */
875 uint32_t initval0; /* B0 */
876 uint32_t initval1; /* B4 */
877 uint32_t initval2; /* B8 */
878 uint32_t initval3; /* BC */
879 uint32_t initval4; /* C0 */
880 uint32_t initval5; /* C4 */
881 uint32_t initval6; /* C8 */
882 uint32_t initval7; /* CC */
883 uint32_t fwheartbeat; /* D0 */
884 uint32_t pseudoaen; /* D4 */
885 };
886
887
888
889 typedef union {
890 struct device_reg_2xxx isp;
891 struct device_reg_24xx isp24;
892 struct device_reg_25xxmq isp25mq;
893 struct device_reg_82xx isp82;
894 struct device_reg_fx00 ispfx00;
895 } __iomem device_reg_t;
896
897 #define ISP_REQ_Q_IN(ha, reg) \
898 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
899 &(reg)->u.isp2100.mailbox4 : \
900 &(reg)->u.isp2300.req_q_in)
901 #define ISP_REQ_Q_OUT(ha, reg) \
902 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
903 &(reg)->u.isp2100.mailbox4 : \
904 &(reg)->u.isp2300.req_q_out)
905 #define ISP_RSP_Q_IN(ha, reg) \
906 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
907 &(reg)->u.isp2100.mailbox5 : \
908 &(reg)->u.isp2300.rsp_q_in)
909 #define ISP_RSP_Q_OUT(ha, reg) \
910 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
911 &(reg)->u.isp2100.mailbox5 : \
912 &(reg)->u.isp2300.rsp_q_out)
913
914 #define ISP_ATIO_Q_IN(vha) (vha->hw->tgt.atio_q_in)
915 #define ISP_ATIO_Q_OUT(vha) (vha->hw->tgt.atio_q_out)
916
917 #define MAILBOX_REG(ha, reg, num) \
918 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
919 (num < 8 ? \
920 &(reg)->u.isp2100.mailbox0 + (num) : \
921 &(reg)->u_end.isp2200.mailbox8 + (num) - 8) : \
922 &(reg)->u.isp2300.mailbox0 + (num))
923 #define RD_MAILBOX_REG(ha, reg, num) \
924 RD_REG_WORD(MAILBOX_REG(ha, reg, num))
925 #define WRT_MAILBOX_REG(ha, reg, num, data) \
926 WRT_REG_WORD(MAILBOX_REG(ha, reg, num), data)
927
928 #define FB_CMD_REG(ha, reg) \
929 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
930 &(reg)->fb_cmd_2100 : \
931 &(reg)->u.isp2300.fb_cmd)
932 #define RD_FB_CMD_REG(ha, reg) \
933 RD_REG_WORD(FB_CMD_REG(ha, reg))
934 #define WRT_FB_CMD_REG(ha, reg, data) \
935 WRT_REG_WORD(FB_CMD_REG(ha, reg), data)
936
937 typedef struct {
938 uint32_t out_mb; /* outbound from driver */
939 uint32_t in_mb; /* Incoming from RISC */
940 uint16_t mb[MAILBOX_REGISTER_COUNT];
941 long buf_size;
942 void *bufp;
943 uint32_t tov;
944 uint8_t flags;
945 #define MBX_DMA_IN BIT_0
946 #define MBX_DMA_OUT BIT_1
947 #define IOCTL_CMD BIT_2
948 } mbx_cmd_t;
949
950 struct mbx_cmd_32 {
951 uint32_t out_mb; /* outbound from driver */
952 uint32_t in_mb; /* Incoming from RISC */
953 uint32_t mb[MAILBOX_REGISTER_COUNT];
954 long buf_size;
955 void *bufp;
956 uint32_t tov;
957 uint8_t flags;
958 #define MBX_DMA_IN BIT_0
959 #define MBX_DMA_OUT BIT_1
960 #define IOCTL_CMD BIT_2
961 };
962
963
964 #define MBX_TOV_SECONDS 30
965
966 /*
967 * ISP product identification definitions in mailboxes after reset.
968 */
969 #define PROD_ID_1 0x4953
970 #define PROD_ID_2 0x0000
971 #define PROD_ID_2a 0x5020
972 #define PROD_ID_3 0x2020
973
974 /*
975 * ISP mailbox Self-Test status codes
976 */
977 #define MBS_FRM_ALIVE 0 /* Firmware Alive. */
978 #define MBS_CHKSUM_ERR 1 /* Checksum Error. */
979 #define MBS_BUSY 4 /* Busy. */
980
981 /*
982 * ISP mailbox command complete status codes
983 */
984 #define MBS_COMMAND_COMPLETE 0x4000
985 #define MBS_INVALID_COMMAND 0x4001
986 #define MBS_HOST_INTERFACE_ERROR 0x4002
987 #define MBS_TEST_FAILED 0x4003
988 #define MBS_COMMAND_ERROR 0x4005
989 #define MBS_COMMAND_PARAMETER_ERROR 0x4006
990 #define MBS_PORT_ID_USED 0x4007
991 #define MBS_LOOP_ID_USED 0x4008
992 #define MBS_ALL_IDS_IN_USE 0x4009
993 #define MBS_NOT_LOGGED_IN 0x400A
994 #define MBS_LINK_DOWN_ERROR 0x400B
995 #define MBS_DIAG_ECHO_TEST_ERROR 0x400C
996
997 static inline bool qla2xxx_is_valid_mbs(unsigned int mbs)
998 {
999 return MBS_COMMAND_COMPLETE <= mbs && mbs <= MBS_DIAG_ECHO_TEST_ERROR;
1000 }
1001
1002 /*
1003 * ISP mailbox asynchronous event status codes
1004 */
1005 #define MBA_ASYNC_EVENT 0x8000 /* Asynchronous event. */
1006 #define MBA_RESET 0x8001 /* Reset Detected. */
1007 #define MBA_SYSTEM_ERR 0x8002 /* System Error. */
1008 #define MBA_REQ_TRANSFER_ERR 0x8003 /* Request Transfer Error. */
1009 #define MBA_RSP_TRANSFER_ERR 0x8004 /* Response Transfer Error. */
1010 #define MBA_WAKEUP_THRES 0x8005 /* Request Queue Wake-up. */
1011 #define MBA_LIP_OCCURRED 0x8010 /* Loop Initialization Procedure */
1012 /* occurred. */
1013 #define MBA_LOOP_UP 0x8011 /* FC Loop UP. */
1014 #define MBA_LOOP_DOWN 0x8012 /* FC Loop Down. */
1015 #define MBA_LIP_RESET 0x8013 /* LIP reset occurred. */
1016 #define MBA_PORT_UPDATE 0x8014 /* Port Database update. */
1017 #define MBA_RSCN_UPDATE 0x8015 /* Register State Chg Notification. */
1018 #define MBA_LIP_F8 0x8016 /* Received a LIP F8. */
1019 #define MBA_LOOP_INIT_ERR 0x8017 /* Loop Initialization Error. */
1020 #define MBA_FABRIC_AUTH_REQ 0x801b /* Fabric Authentication Required. */
1021 #define MBA_SCSI_COMPLETION 0x8020 /* SCSI Command Complete. */
1022 #define MBA_CTIO_COMPLETION 0x8021 /* CTIO Complete. */
1023 #define MBA_IP_COMPLETION 0x8022 /* IP Transmit Command Complete. */
1024 #define MBA_IP_RECEIVE 0x8023 /* IP Received. */
1025 #define MBA_IP_BROADCAST 0x8024 /* IP Broadcast Received. */
1026 #define MBA_IP_LOW_WATER_MARK 0x8025 /* IP Low Water Mark reached. */
1027 #define MBA_IP_RCV_BUFFER_EMPTY 0x8026 /* IP receive buffer queue empty. */
1028 #define MBA_IP_HDR_DATA_SPLIT 0x8027 /* IP header/data splitting feature */
1029 /* used. */
1030 #define MBA_TRACE_NOTIFICATION 0x8028 /* Trace/Diagnostic notification. */
1031 #define MBA_POINT_TO_POINT 0x8030 /* Point to point mode. */
1032 #define MBA_CMPLT_1_16BIT 0x8031 /* Completion 1 16bit IOSB. */
1033 #define MBA_CMPLT_2_16BIT 0x8032 /* Completion 2 16bit IOSB. */
1034 #define MBA_CMPLT_3_16BIT 0x8033 /* Completion 3 16bit IOSB. */
1035 #define MBA_CMPLT_4_16BIT 0x8034 /* Completion 4 16bit IOSB. */
1036 #define MBA_CMPLT_5_16BIT 0x8035 /* Completion 5 16bit IOSB. */
1037 #define MBA_CHG_IN_CONNECTION 0x8036 /* Change in connection mode. */
1038 #define MBA_RIO_RESPONSE 0x8040 /* RIO response queue update. */
1039 #define MBA_ZIO_RESPONSE 0x8040 /* ZIO response queue update. */
1040 #define MBA_CMPLT_2_32BIT 0x8042 /* Completion 2 32bit IOSB. */
1041 #define MBA_BYPASS_NOTIFICATION 0x8043 /* Auto bypass notification. */
1042 #define MBA_DISCARD_RND_FRAME 0x8048 /* discard RND frame due to error. */
1043 #define MBA_REJECTED_FCP_CMD 0x8049 /* rejected FCP_CMD. */
1044 #define MBA_FW_NOT_STARTED 0x8050 /* Firmware not started */
1045 #define MBA_FW_STARTING 0x8051 /* Firmware starting */
1046 #define MBA_FW_RESTART_CMPLT 0x8060 /* Firmware restart complete */
1047 #define MBA_INIT_REQUIRED 0x8061 /* Initialization required */
1048 #define MBA_SHUTDOWN_REQUESTED 0x8062 /* Shutdown Requested */
1049 #define MBA_TEMPERATURE_ALERT 0x8070 /* Temperature Alert */
1050 #define MBA_DPORT_DIAGNOSTICS 0x8080 /* D-port Diagnostics */
1051 #define MBA_TRANS_INSERT 0x8130 /* Transceiver Insertion */
1052 #define MBA_FW_INIT_FAILURE 0x8401 /* Firmware initialization failure */
1053 #define MBA_MIRROR_LUN_CHANGE 0x8402 /* Mirror LUN State Change
1054 Notification */
1055 #define MBA_FW_POLL_STATE 0x8600 /* Firmware in poll diagnostic state */
1056 #define MBA_FW_RESET_FCT 0x8502 /* Firmware reset factory defaults */
1057 #define MBA_FW_INIT_INPROGRESS 0x8500 /* Firmware boot in progress */
1058 /* 83XX FCoE specific */
1059 #define MBA_IDC_AEN 0x8200 /* FCoE: NIC Core state change AEN */
1060
1061 /* Interrupt type codes */
1062 #define INTR_ROM_MB_SUCCESS 0x1
1063 #define INTR_ROM_MB_FAILED 0x2
1064 #define INTR_MB_SUCCESS 0x10
1065 #define INTR_MB_FAILED 0x11
1066 #define INTR_ASYNC_EVENT 0x12
1067 #define INTR_RSP_QUE_UPDATE 0x13
1068 #define INTR_RSP_QUE_UPDATE_83XX 0x14
1069 #define INTR_ATIO_QUE_UPDATE 0x1C
1070 #define INTR_ATIO_RSP_QUE_UPDATE 0x1D
1071 #define INTR_ATIO_QUE_UPDATE_27XX 0x1E
1072
1073 /* ISP mailbox loopback echo diagnostic error code */
1074 #define MBS_LB_RESET 0x17
1075 /*
1076 * Firmware options 1, 2, 3.
1077 */
1078 #define FO1_AE_ON_LIPF8 BIT_0
1079 #define FO1_AE_ALL_LIP_RESET BIT_1
1080 #define FO1_CTIO_RETRY BIT_3
1081 #define FO1_DISABLE_LIP_F7_SW BIT_4
1082 #define FO1_DISABLE_100MS_LOS_WAIT BIT_5
1083 #define FO1_DISABLE_GPIO6_7 BIT_6 /* LED bits */
1084 #define FO1_AE_ON_LOOP_INIT_ERR BIT_7
1085 #define FO1_SET_EMPHASIS_SWING BIT_8
1086 #define FO1_AE_AUTO_BYPASS BIT_9
1087 #define FO1_ENABLE_PURE_IOCB BIT_10
1088 #define FO1_AE_PLOGI_RJT BIT_11
1089 #define FO1_ENABLE_ABORT_SEQUENCE BIT_12
1090 #define FO1_AE_QUEUE_FULL BIT_13
1091
1092 #define FO2_ENABLE_ATIO_TYPE_3 BIT_0
1093 #define FO2_REV_LOOPBACK BIT_1
1094
1095 #define FO3_ENABLE_EMERG_IOCB BIT_0
1096 #define FO3_AE_RND_ERROR BIT_1
1097
1098 /* 24XX additional firmware options */
1099 #define ADD_FO_COUNT 3
1100 #define ADD_FO1_DISABLE_GPIO_LED_CTRL BIT_6 /* LED bits */
1101 #define ADD_FO1_ENABLE_PUREX_IOCB BIT_10
1102
1103 #define ADD_FO2_ENABLE_SEL_CLS2 BIT_5
1104
1105 #define ADD_FO3_NO_ABT_ON_LINK_DOWN BIT_14
1106
1107 /*
1108 * ISP mailbox commands
1109 */
1110 #define MBC_LOAD_RAM 1 /* Load RAM. */
1111 #define MBC_EXECUTE_FIRMWARE 2 /* Execute firmware. */
1112 #define MBC_READ_RAM_WORD 5 /* Read RAM word. */
1113 #define MBC_MAILBOX_REGISTER_TEST 6 /* Wrap incoming mailboxes */
1114 #define MBC_VERIFY_CHECKSUM 7 /* Verify checksum. */
1115 #define MBC_GET_FIRMWARE_VERSION 8 /* Get firmware revision. */
1116 #define MBC_LOAD_RISC_RAM 9 /* Load RAM command. */
1117 #define MBC_DUMP_RISC_RAM 0xa /* Dump RAM command. */
1118 #define MBC_SECURE_FLASH_UPDATE 0xa /* Secure Flash Update(28xx) */
1119 #define MBC_LOAD_RISC_RAM_EXTENDED 0xb /* Load RAM extended. */
1120 #define MBC_DUMP_RISC_RAM_EXTENDED 0xc /* Dump RAM extended. */
1121 #define MBC_WRITE_RAM_WORD_EXTENDED 0xd /* Write RAM word extended */
1122 #define MBC_READ_RAM_EXTENDED 0xf /* Read RAM extended. */
1123 #define MBC_IOCB_COMMAND 0x12 /* Execute IOCB command. */
1124 #define MBC_STOP_FIRMWARE 0x14 /* Stop firmware. */
1125 #define MBC_ABORT_COMMAND 0x15 /* Abort IOCB command. */
1126 #define MBC_ABORT_DEVICE 0x16 /* Abort device (ID/LUN). */
1127 #define MBC_ABORT_TARGET 0x17 /* Abort target (ID). */
1128 #define MBC_RESET 0x18 /* Reset. */
1129 #define MBC_GET_ADAPTER_LOOP_ID 0x20 /* Get loop id of ISP2200. */
1130 #define MBC_GET_SET_ZIO_THRESHOLD 0x21 /* Get/SET ZIO THRESHOLD. */
1131 #define MBC_GET_RETRY_COUNT 0x22 /* Get f/w retry cnt/delay. */
1132 #define MBC_DISABLE_VI 0x24 /* Disable VI operation. */
1133 #define MBC_ENABLE_VI 0x25 /* Enable VI operation. */
1134 #define MBC_GET_FIRMWARE_OPTION 0x28 /* Get Firmware Options. */
1135 #define MBC_GET_MEM_OFFLOAD_CNTRL_STAT 0x34 /* Memory Offload ctrl/Stat*/
1136 #define MBC_SET_FIRMWARE_OPTION 0x38 /* Set Firmware Options. */
1137 #define MBC_SET_GET_FC_LED_CONFIG 0x3b /* Set/Get FC LED config */
1138 #define MBC_LOOP_PORT_BYPASS 0x40 /* Loop Port Bypass. */
1139 #define MBC_LOOP_PORT_ENABLE 0x41 /* Loop Port Enable. */
1140 #define MBC_GET_RESOURCE_COUNTS 0x42 /* Get Resource Counts. */
1141 #define MBC_NON_PARTICIPATE 0x43 /* Non-Participating Mode. */
1142 #define MBC_DIAGNOSTIC_ECHO 0x44 /* Diagnostic echo. */
1143 #define MBC_DIAGNOSTIC_LOOP_BACK 0x45 /* Diagnostic loop back. */
1144 #define MBC_ONLINE_SELF_TEST 0x46 /* Online self-test. */
1145 #define MBC_ENHANCED_GET_PORT_DATABASE 0x47 /* Get port database + login */
1146 #define MBC_CONFIGURE_VF 0x4b /* Configure VFs */
1147 #define MBC_RESET_LINK_STATUS 0x52 /* Reset Link Error Status */
1148 #define MBC_IOCB_COMMAND_A64 0x54 /* Execute IOCB command (64) */
1149 #define MBC_PORT_LOGOUT 0x56 /* Port Logout request */
1150 #define MBC_SEND_RNID_ELS 0x57 /* Send RNID ELS request */
1151 #define MBC_SET_RNID_PARAMS 0x59 /* Set RNID parameters */
1152 #define MBC_GET_RNID_PARAMS 0x5a /* Get RNID parameters */
1153 #define MBC_DATA_RATE 0x5d /* Data Rate */
1154 #define MBC_INITIALIZE_FIRMWARE 0x60 /* Initialize firmware */
1155 #define MBC_INITIATE_LIP 0x62 /* Initiate Loop */
1156 /* Initialization Procedure */
1157 #define MBC_GET_FC_AL_POSITION_MAP 0x63 /* Get FC_AL Position Map. */
1158 #define MBC_GET_PORT_DATABASE 0x64 /* Get Port Database. */
1159 #define MBC_CLEAR_ACA 0x65 /* Clear ACA. */
1160 #define MBC_TARGET_RESET 0x66 /* Target Reset. */
1161 #define MBC_CLEAR_TASK_SET 0x67 /* Clear Task Set. */
1162 #define MBC_ABORT_TASK_SET 0x68 /* Abort Task Set. */
1163 #define MBC_GET_FIRMWARE_STATE 0x69 /* Get firmware state. */
1164 #define MBC_GET_PORT_NAME 0x6a /* Get port name. */
1165 #define MBC_GET_LINK_STATUS 0x6b /* Get port link status. */
1166 #define MBC_LIP_RESET 0x6c /* LIP reset. */
1167 #define MBC_SEND_SNS_COMMAND 0x6e /* Send Simple Name Server */
1168 /* commandd. */
1169 #define MBC_LOGIN_FABRIC_PORT 0x6f /* Login fabric port. */
1170 #define MBC_SEND_CHANGE_REQUEST 0x70 /* Send Change Request. */
1171 #define MBC_LOGOUT_FABRIC_PORT 0x71 /* Logout fabric port. */
1172 #define MBC_LIP_FULL_LOGIN 0x72 /* Full login LIP. */
1173 #define MBC_LOGIN_LOOP_PORT 0x74 /* Login Loop Port. */
1174 #define MBC_PORT_NODE_NAME_LIST 0x75 /* Get port/node name list. */
1175 #define MBC_INITIALIZE_RECEIVE_QUEUE 0x77 /* Initialize receive queue */
1176 #define MBC_UNLOAD_IP 0x79 /* Shutdown IP */
1177 #define MBC_GET_ID_LIST 0x7C /* Get Port ID list. */
1178 #define MBC_SEND_LFA_COMMAND 0x7D /* Send Loop Fabric Address */
1179 #define MBC_LUN_RESET 0x7E /* Send LUN reset */
1180
1181 /*
1182 * all the Mt. Rainier mailbox command codes that clash with FC/FCoE ones
1183 * should be defined with MBC_MR_*
1184 */
1185 #define MBC_MR_DRV_SHUTDOWN 0x6A
1186
1187 /*
1188 * ISP24xx mailbox commands
1189 */
1190 #define MBC_WRITE_SERDES 0x3 /* Write serdes word. */
1191 #define MBC_READ_SERDES 0x4 /* Read serdes word. */
1192 #define MBC_LOAD_DUMP_MPI_RAM 0x5 /* Load/Dump MPI RAM. */
1193 #define MBC_SERDES_PARAMS 0x10 /* Serdes Tx Parameters. */
1194 #define MBC_GET_IOCB_STATUS 0x12 /* Get IOCB status command. */
1195 #define MBC_PORT_PARAMS 0x1A /* Port iDMA Parameters. */
1196 #define MBC_GET_TIMEOUT_PARAMS 0x22 /* Get FW timeouts. */
1197 #define MBC_TRACE_CONTROL 0x27 /* Trace control command. */
1198 #define MBC_GEN_SYSTEM_ERROR 0x2a /* Generate System Error. */
1199 #define MBC_WRITE_SFP 0x30 /* Write SFP Data. */
1200 #define MBC_READ_SFP 0x31 /* Read SFP Data. */
1201 #define MBC_SET_TIMEOUT_PARAMS 0x32 /* Set FW timeouts. */
1202 #define MBC_DPORT_DIAGNOSTICS 0x47 /* D-Port Diagnostics */
1203 #define MBC_MID_INITIALIZE_FIRMWARE 0x48 /* MID Initialize firmware. */
1204 #define MBC_MID_GET_VP_DATABASE 0x49 /* MID Get VP Database. */
1205 #define MBC_MID_GET_VP_ENTRY 0x4a /* MID Get VP Entry. */
1206 #define MBC_HOST_MEMORY_COPY 0x53 /* Host Memory Copy. */
1207 #define MBC_SEND_RNFT_ELS 0x5e /* Send RNFT ELS request */
1208 #define MBC_GET_LINK_PRIV_STATS 0x6d /* Get link & private data. */
1209 #define MBC_LINK_INITIALIZATION 0x72 /* Do link initialization. */
1210 #define MBC_SET_VENDOR_ID 0x76 /* Set Vendor ID. */
1211 #define MBC_PORT_RESET 0x120 /* Port Reset */
1212 #define MBC_SET_PORT_CONFIG 0x122 /* Set port configuration */
1213 #define MBC_GET_PORT_CONFIG 0x123 /* Get port configuration */
1214
1215 /*
1216 * ISP81xx mailbox commands
1217 */
1218 #define MBC_WRITE_MPI_REGISTER 0x01 /* Write MPI Register. */
1219
1220 /*
1221 * ISP8044 mailbox commands
1222 */
1223 #define MBC_SET_GET_ETH_SERDES_REG 0x150
1224 #define HCS_WRITE_SERDES 0x3
1225 #define HCS_READ_SERDES 0x4
1226
1227 /* Firmware return data sizes */
1228 #define FCAL_MAP_SIZE 128
1229
1230 /* Mailbox bit definitions for out_mb and in_mb */
1231 #define MBX_31 BIT_31
1232 #define MBX_30 BIT_30
1233 #define MBX_29 BIT_29
1234 #define MBX_28 BIT_28
1235 #define MBX_27 BIT_27
1236 #define MBX_26 BIT_26
1237 #define MBX_25 BIT_25
1238 #define MBX_24 BIT_24
1239 #define MBX_23 BIT_23
1240 #define MBX_22 BIT_22
1241 #define MBX_21 BIT_21
1242 #define MBX_20 BIT_20
1243 #define MBX_19 BIT_19
1244 #define MBX_18 BIT_18
1245 #define MBX_17 BIT_17
1246 #define MBX_16 BIT_16
1247 #define MBX_15 BIT_15
1248 #define MBX_14 BIT_14
1249 #define MBX_13 BIT_13
1250 #define MBX_12 BIT_12
1251 #define MBX_11 BIT_11
1252 #define MBX_10 BIT_10
1253 #define MBX_9 BIT_9
1254 #define MBX_8 BIT_8
1255 #define MBX_7 BIT_7
1256 #define MBX_6 BIT_6
1257 #define MBX_5 BIT_5
1258 #define MBX_4 BIT_4
1259 #define MBX_3 BIT_3
1260 #define MBX_2 BIT_2
1261 #define MBX_1 BIT_1
1262 #define MBX_0 BIT_0
1263
1264 #define RNID_TYPE_ELS_CMD 0x5
1265 #define RNID_TYPE_PORT_LOGIN 0x7
1266 #define RNID_BUFFER_CREDITS 0x8
1267 #define RNID_TYPE_SET_VERSION 0x9
1268 #define RNID_TYPE_ASIC_TEMP 0xC
1269
1270 #define ELS_CMD_MAP_SIZE 32
1271 #define ELS_COMMAND_RDP 0x18
1272
1273 /*
1274 * Firmware state codes from get firmware state mailbox command
1275 */
1276 #define FSTATE_CONFIG_WAIT 0
1277 #define FSTATE_WAIT_AL_PA 1
1278 #define FSTATE_WAIT_LOGIN 2
1279 #define FSTATE_READY 3
1280 #define FSTATE_LOSS_OF_SYNC 4
1281 #define FSTATE_ERROR 5
1282 #define FSTATE_REINIT 6
1283 #define FSTATE_NON_PART 7
1284
1285 #define FSTATE_CONFIG_CORRECT 0
1286 #define FSTATE_P2P_RCV_LIP 1
1287 #define FSTATE_P2P_CHOOSE_LOOP 2
1288 #define FSTATE_P2P_RCV_UNIDEN_LIP 3
1289 #define FSTATE_FATAL_ERROR 4
1290 #define FSTATE_LOOP_BACK_CONN 5
1291
1292 #define QLA27XX_IMG_STATUS_VER_MAJOR 0x01
1293 #define QLA27XX_IMG_STATUS_VER_MINOR 0x00
1294 #define QLA27XX_IMG_STATUS_SIGN 0xFACEFADE
1295 #define QLA28XX_IMG_STATUS_SIGN 0xFACEFADF
1296 #define QLA28XX_IMG_STATUS_SIGN 0xFACEFADF
1297 #define QLA28XX_AUX_IMG_STATUS_SIGN 0xFACEFAED
1298 #define QLA27XX_DEFAULT_IMAGE 0
1299 #define QLA27XX_PRIMARY_IMAGE 1
1300 #define QLA27XX_SECONDARY_IMAGE 2
1301
1302 /*
1303 * Port Database structure definition
1304 * Little endian except where noted.
1305 */
1306 #define PORT_DATABASE_SIZE 128 /* bytes */
1307 typedef struct {
1308 uint8_t options;
1309 uint8_t control;
1310 uint8_t master_state;
1311 uint8_t slave_state;
1312 uint8_t reserved[2];
1313 uint8_t hard_address;
1314 uint8_t reserved_1;
1315 uint8_t port_id[4];
1316 uint8_t node_name[WWN_SIZE];
1317 uint8_t port_name[WWN_SIZE];
1318 uint16_t execution_throttle;
1319 uint16_t execution_count;
1320 uint8_t reset_count;
1321 uint8_t reserved_2;
1322 uint16_t resource_allocation;
1323 uint16_t current_allocation;
1324 uint16_t queue_head;
1325 uint16_t queue_tail;
1326 uint16_t transmit_execution_list_next;
1327 uint16_t transmit_execution_list_previous;
1328 uint16_t common_features;
1329 uint16_t total_concurrent_sequences;
1330 uint16_t RO_by_information_category;
1331 uint8_t recipient;
1332 uint8_t initiator;
1333 uint16_t receive_data_size;
1334 uint16_t concurrent_sequences;
1335 uint16_t open_sequences_per_exchange;
1336 uint16_t lun_abort_flags;
1337 uint16_t lun_stop_flags;
1338 uint16_t stop_queue_head;
1339 uint16_t stop_queue_tail;
1340 uint16_t port_retry_timer;
1341 uint16_t next_sequence_id;
1342 uint16_t frame_count;
1343 uint16_t PRLI_payload_length;
1344 uint8_t prli_svc_param_word_0[2]; /* Big endian */
1345 /* Bits 15-0 of word 0 */
1346 uint8_t prli_svc_param_word_3[2]; /* Big endian */
1347 /* Bits 15-0 of word 3 */
1348 uint16_t loop_id;
1349 uint16_t extended_lun_info_list_pointer;
1350 uint16_t extended_lun_stop_list_pointer;
1351 } port_database_t;
1352
1353 /*
1354 * Port database slave/master states
1355 */
1356 #define PD_STATE_DISCOVERY 0
1357 #define PD_STATE_WAIT_DISCOVERY_ACK 1
1358 #define PD_STATE_PORT_LOGIN 2
1359 #define PD_STATE_WAIT_PORT_LOGIN_ACK 3
1360 #define PD_STATE_PROCESS_LOGIN 4
1361 #define PD_STATE_WAIT_PROCESS_LOGIN_ACK 5
1362 #define PD_STATE_PORT_LOGGED_IN 6
1363 #define PD_STATE_PORT_UNAVAILABLE 7
1364 #define PD_STATE_PROCESS_LOGOUT 8
1365 #define PD_STATE_WAIT_PROCESS_LOGOUT_ACK 9
1366 #define PD_STATE_PORT_LOGOUT 10
1367 #define PD_STATE_WAIT_PORT_LOGOUT_ACK 11
1368
1369
1370 #define QLA_ZIO_MODE_6 (BIT_2 | BIT_1)
1371 #define QLA_ZIO_DISABLED 0
1372 #define QLA_ZIO_DEFAULT_TIMER 2
1373
1374 /*
1375 * ISP Initialization Control Block.
1376 * Little endian except where noted.
1377 */
1378 #define ICB_VERSION 1
1379 typedef struct {
1380 uint8_t version;
1381 uint8_t reserved_1;
1382
1383 /*
1384 * LSB BIT 0 = Enable Hard Loop Id
1385 * LSB BIT 1 = Enable Fairness
1386 * LSB BIT 2 = Enable Full-Duplex
1387 * LSB BIT 3 = Enable Fast Posting
1388 * LSB BIT 4 = Enable Target Mode
1389 * LSB BIT 5 = Disable Initiator Mode
1390 * LSB BIT 6 = Enable ADISC
1391 * LSB BIT 7 = Enable Target Inquiry Data
1392 *
1393 * MSB BIT 0 = Enable PDBC Notify
1394 * MSB BIT 1 = Non Participating LIP
1395 * MSB BIT 2 = Descending Loop ID Search
1396 * MSB BIT 3 = Acquire Loop ID in LIPA
1397 * MSB BIT 4 = Stop PortQ on Full Status
1398 * MSB BIT 5 = Full Login after LIP
1399 * MSB BIT 6 = Node Name Option
1400 * MSB BIT 7 = Ext IFWCB enable bit
1401 */
1402 uint8_t firmware_options[2];
1403
1404 uint16_t frame_payload_size;
1405 uint16_t max_iocb_allocation;
1406 uint16_t execution_throttle;
1407 uint8_t retry_count;
1408 uint8_t retry_delay; /* unused */
1409 uint8_t port_name[WWN_SIZE]; /* Big endian. */
1410 uint16_t hard_address;
1411 uint8_t inquiry_data;
1412 uint8_t login_timeout;
1413 uint8_t node_name[WWN_SIZE]; /* Big endian. */
1414
1415 uint16_t request_q_outpointer;
1416 uint16_t response_q_inpointer;
1417 uint16_t request_q_length;
1418 uint16_t response_q_length;
1419 __le64 request_q_address __packed;
1420 __le64 response_q_address __packed;
1421
1422 uint16_t lun_enables;
1423 uint8_t command_resource_count;
1424 uint8_t immediate_notify_resource_count;
1425 uint16_t timeout;
1426 uint8_t reserved_2[2];
1427
1428 /*
1429 * LSB BIT 0 = Timer Operation mode bit 0
1430 * LSB BIT 1 = Timer Operation mode bit 1
1431 * LSB BIT 2 = Timer Operation mode bit 2
1432 * LSB BIT 3 = Timer Operation mode bit 3
1433 * LSB BIT 4 = Init Config Mode bit 0
1434 * LSB BIT 5 = Init Config Mode bit 1
1435 * LSB BIT 6 = Init Config Mode bit 2
1436 * LSB BIT 7 = Enable Non part on LIHA failure
1437 *
1438 * MSB BIT 0 = Enable class 2
1439 * MSB BIT 1 = Enable ACK0
1440 * MSB BIT 2 =
1441 * MSB BIT 3 =
1442 * MSB BIT 4 = FC Tape Enable
1443 * MSB BIT 5 = Enable FC Confirm
1444 * MSB BIT 6 = Enable command queuing in target mode
1445 * MSB BIT 7 = No Logo On Link Down
1446 */
1447 uint8_t add_firmware_options[2];
1448
1449 uint8_t response_accumulation_timer;
1450 uint8_t interrupt_delay_timer;
1451
1452 /*
1453 * LSB BIT 0 = Enable Read xfr_rdy
1454 * LSB BIT 1 = Soft ID only
1455 * LSB BIT 2 =
1456 * LSB BIT 3 =
1457 * LSB BIT 4 = FCP RSP Payload [0]
1458 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
1459 * LSB BIT 6 = Enable Out-of-Order frame handling
1460 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
1461 *
1462 * MSB BIT 0 = Sbus enable - 2300
1463 * MSB BIT 1 =
1464 * MSB BIT 2 =
1465 * MSB BIT 3 =
1466 * MSB BIT 4 = LED mode
1467 * MSB BIT 5 = enable 50 ohm termination
1468 * MSB BIT 6 = Data Rate (2300 only)
1469 * MSB BIT 7 = Data Rate (2300 only)
1470 */
1471 uint8_t special_options[2];
1472
1473 uint8_t reserved_3[26];
1474 } init_cb_t;
1475
1476 /*
1477 * Get Link Status mailbox command return buffer.
1478 */
1479 #define GLSO_SEND_RPS BIT_0
1480 #define GLSO_USE_DID BIT_3
1481
1482 struct link_statistics {
1483 __le32 link_fail_cnt;
1484 __le32 loss_sync_cnt;
1485 __le32 loss_sig_cnt;
1486 __le32 prim_seq_err_cnt;
1487 __le32 inval_xmit_word_cnt;
1488 __le32 inval_crc_cnt;
1489 __le32 lip_cnt;
1490 __le32 link_up_cnt;
1491 __le32 link_down_loop_init_tmo;
1492 __le32 link_down_los;
1493 __le32 link_down_loss_rcv_clk;
1494 uint32_t reserved0[5];
1495 __le32 port_cfg_chg;
1496 uint32_t reserved1[11];
1497 __le32 rsp_q_full;
1498 __le32 atio_q_full;
1499 __le32 drop_ae;
1500 __le32 els_proto_err;
1501 __le32 reserved2;
1502 __le32 tx_frames;
1503 __le32 rx_frames;
1504 __le32 discarded_frames;
1505 __le32 dropped_frames;
1506 uint32_t reserved3;
1507 __le32 nos_rcvd;
1508 uint32_t reserved4[4];
1509 __le32 tx_prjt;
1510 __le32 rcv_exfail;
1511 __le32 rcv_abts;
1512 __le32 seq_frm_miss;
1513 __le32 corr_err;
1514 __le32 mb_rqst;
1515 __le32 nport_full;
1516 __le32 eofa;
1517 uint32_t reserved5;
1518 __le64 fpm_recv_word_cnt;
1519 __le64 fpm_disc_word_cnt;
1520 __le64 fpm_xmit_word_cnt;
1521 uint32_t reserved6[70];
1522 };
1523
1524 /*
1525 * NVRAM Command values.
1526 */
1527 #define NV_START_BIT BIT_2
1528 #define NV_WRITE_OP (BIT_26+BIT_24)
1529 #define NV_READ_OP (BIT_26+BIT_25)
1530 #define NV_ERASE_OP (BIT_26+BIT_25+BIT_24)
1531 #define NV_MASK_OP (BIT_26+BIT_25+BIT_24)
1532 #define NV_DELAY_COUNT 10
1533
1534 /*
1535 * QLogic ISP2100, ISP2200 and ISP2300 NVRAM structure definition.
1536 */
1537 typedef struct {
1538 /*
1539 * NVRAM header
1540 */
1541 uint8_t id[4];
1542 uint8_t nvram_version;
1543 uint8_t reserved_0;
1544
1545 /*
1546 * NVRAM RISC parameter block
1547 */
1548 uint8_t parameter_block_version;
1549 uint8_t reserved_1;
1550
1551 /*
1552 * LSB BIT 0 = Enable Hard Loop Id
1553 * LSB BIT 1 = Enable Fairness
1554 * LSB BIT 2 = Enable Full-Duplex
1555 * LSB BIT 3 = Enable Fast Posting
1556 * LSB BIT 4 = Enable Target Mode
1557 * LSB BIT 5 = Disable Initiator Mode
1558 * LSB BIT 6 = Enable ADISC
1559 * LSB BIT 7 = Enable Target Inquiry Data
1560 *
1561 * MSB BIT 0 = Enable PDBC Notify
1562 * MSB BIT 1 = Non Participating LIP
1563 * MSB BIT 2 = Descending Loop ID Search
1564 * MSB BIT 3 = Acquire Loop ID in LIPA
1565 * MSB BIT 4 = Stop PortQ on Full Status
1566 * MSB BIT 5 = Full Login after LIP
1567 * MSB BIT 6 = Node Name Option
1568 * MSB BIT 7 = Ext IFWCB enable bit
1569 */
1570 uint8_t firmware_options[2];
1571
1572 uint16_t frame_payload_size;
1573 uint16_t max_iocb_allocation;
1574 uint16_t execution_throttle;
1575 uint8_t retry_count;
1576 uint8_t retry_delay; /* unused */
1577 uint8_t port_name[WWN_SIZE]; /* Big endian. */
1578 uint16_t hard_address;
1579 uint8_t inquiry_data;
1580 uint8_t login_timeout;
1581 uint8_t node_name[WWN_SIZE]; /* Big endian. */
1582
1583 /*
1584 * LSB BIT 0 = Timer Operation mode bit 0
1585 * LSB BIT 1 = Timer Operation mode bit 1
1586 * LSB BIT 2 = Timer Operation mode bit 2
1587 * LSB BIT 3 = Timer Operation mode bit 3
1588 * LSB BIT 4 = Init Config Mode bit 0
1589 * LSB BIT 5 = Init Config Mode bit 1
1590 * LSB BIT 6 = Init Config Mode bit 2
1591 * LSB BIT 7 = Enable Non part on LIHA failure
1592 *
1593 * MSB BIT 0 = Enable class 2
1594 * MSB BIT 1 = Enable ACK0
1595 * MSB BIT 2 =
1596 * MSB BIT 3 =
1597 * MSB BIT 4 = FC Tape Enable
1598 * MSB BIT 5 = Enable FC Confirm
1599 * MSB BIT 6 = Enable command queuing in target mode
1600 * MSB BIT 7 = No Logo On Link Down
1601 */
1602 uint8_t add_firmware_options[2];
1603
1604 uint8_t response_accumulation_timer;
1605 uint8_t interrupt_delay_timer;
1606
1607 /*
1608 * LSB BIT 0 = Enable Read xfr_rdy
1609 * LSB BIT 1 = Soft ID only
1610 * LSB BIT 2 =
1611 * LSB BIT 3 =
1612 * LSB BIT 4 = FCP RSP Payload [0]
1613 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
1614 * LSB BIT 6 = Enable Out-of-Order frame handling
1615 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
1616 *
1617 * MSB BIT 0 = Sbus enable - 2300
1618 * MSB BIT 1 =
1619 * MSB BIT 2 =
1620 * MSB BIT 3 =
1621 * MSB BIT 4 = LED mode
1622 * MSB BIT 5 = enable 50 ohm termination
1623 * MSB BIT 6 = Data Rate (2300 only)
1624 * MSB BIT 7 = Data Rate (2300 only)
1625 */
1626 uint8_t special_options[2];
1627
1628 /* Reserved for expanded RISC parameter block */
1629 uint8_t reserved_2[22];
1630
1631 /*
1632 * LSB BIT 0 = Tx Sensitivity 1G bit 0
1633 * LSB BIT 1 = Tx Sensitivity 1G bit 1
1634 * LSB BIT 2 = Tx Sensitivity 1G bit 2
1635 * LSB BIT 3 = Tx Sensitivity 1G bit 3
1636 * LSB BIT 4 = Rx Sensitivity 1G bit 0
1637 * LSB BIT 5 = Rx Sensitivity 1G bit 1
1638 * LSB BIT 6 = Rx Sensitivity 1G bit 2
1639 * LSB BIT 7 = Rx Sensitivity 1G bit 3
1640 *
1641 * MSB BIT 0 = Tx Sensitivity 2G bit 0
1642 * MSB BIT 1 = Tx Sensitivity 2G bit 1
1643 * MSB BIT 2 = Tx Sensitivity 2G bit 2
1644 * MSB BIT 3 = Tx Sensitivity 2G bit 3
1645 * MSB BIT 4 = Rx Sensitivity 2G bit 0
1646 * MSB BIT 5 = Rx Sensitivity 2G bit 1
1647 * MSB BIT 6 = Rx Sensitivity 2G bit 2
1648 * MSB BIT 7 = Rx Sensitivity 2G bit 3
1649 *
1650 * LSB BIT 0 = Output Swing 1G bit 0
1651 * LSB BIT 1 = Output Swing 1G bit 1
1652 * LSB BIT 2 = Output Swing 1G bit 2
1653 * LSB BIT 3 = Output Emphasis 1G bit 0
1654 * LSB BIT 4 = Output Emphasis 1G bit 1
1655 * LSB BIT 5 = Output Swing 2G bit 0
1656 * LSB BIT 6 = Output Swing 2G bit 1
1657 * LSB BIT 7 = Output Swing 2G bit 2
1658 *
1659 * MSB BIT 0 = Output Emphasis 2G bit 0
1660 * MSB BIT 1 = Output Emphasis 2G bit 1
1661 * MSB BIT 2 = Output Enable
1662 * MSB BIT 3 =
1663 * MSB BIT 4 =
1664 * MSB BIT 5 =
1665 * MSB BIT 6 =
1666 * MSB BIT 7 =
1667 */
1668 uint8_t seriallink_options[4];
1669
1670 /*
1671 * NVRAM host parameter block
1672 *
1673 * LSB BIT 0 = Enable spinup delay
1674 * LSB BIT 1 = Disable BIOS
1675 * LSB BIT 2 = Enable Memory Map BIOS
1676 * LSB BIT 3 = Enable Selectable Boot
1677 * LSB BIT 4 = Disable RISC code load
1678 * LSB BIT 5 = Set cache line size 1
1679 * LSB BIT 6 = PCI Parity Disable
1680 * LSB BIT 7 = Enable extended logging
1681 *
1682 * MSB BIT 0 = Enable 64bit addressing
1683 * MSB BIT 1 = Enable lip reset
1684 * MSB BIT 2 = Enable lip full login
1685 * MSB BIT 3 = Enable target reset
1686 * MSB BIT 4 = Enable database storage
1687 * MSB BIT 5 = Enable cache flush read
1688 * MSB BIT 6 = Enable database load
1689 * MSB BIT 7 = Enable alternate WWN
1690 */
1691 uint8_t host_p[2];
1692
1693 uint8_t boot_node_name[WWN_SIZE];
1694 uint8_t boot_lun_number;
1695 uint8_t reset_delay;
1696 uint8_t port_down_retry_count;
1697 uint8_t boot_id_number;
1698 uint16_t max_luns_per_target;
1699 uint8_t fcode_boot_port_name[WWN_SIZE];
1700 uint8_t alternate_port_name[WWN_SIZE];
1701 uint8_t alternate_node_name[WWN_SIZE];
1702
1703 /*
1704 * BIT 0 = Selective Login
1705 * BIT 1 = Alt-Boot Enable
1706 * BIT 2 =
1707 * BIT 3 = Boot Order List
1708 * BIT 4 =
1709 * BIT 5 = Selective LUN
1710 * BIT 6 =
1711 * BIT 7 = unused
1712 */
1713 uint8_t efi_parameters;
1714
1715 uint8_t link_down_timeout;
1716
1717 uint8_t adapter_id[16];
1718
1719 uint8_t alt1_boot_node_name[WWN_SIZE];
1720 uint16_t alt1_boot_lun_number;
1721 uint8_t alt2_boot_node_name[WWN_SIZE];
1722 uint16_t alt2_boot_lun_number;
1723 uint8_t alt3_boot_node_name[WWN_SIZE];
1724 uint16_t alt3_boot_lun_number;
1725 uint8_t alt4_boot_node_name[WWN_SIZE];
1726 uint16_t alt4_boot_lun_number;
1727 uint8_t alt5_boot_node_name[WWN_SIZE];
1728 uint16_t alt5_boot_lun_number;
1729 uint8_t alt6_boot_node_name[WWN_SIZE];
1730 uint16_t alt6_boot_lun_number;
1731 uint8_t alt7_boot_node_name[WWN_SIZE];
1732 uint16_t alt7_boot_lun_number;
1733
1734 uint8_t reserved_3[2];
1735
1736 /* Offset 200-215 : Model Number */
1737 uint8_t model_number[16];
1738
1739 /* OEM related items */
1740 uint8_t oem_specific[16];
1741
1742 /*
1743 * NVRAM Adapter Features offset 232-239
1744 *
1745 * LSB BIT 0 = External GBIC
1746 * LSB BIT 1 = Risc RAM parity
1747 * LSB BIT 2 = Buffer Plus Module
1748 * LSB BIT 3 = Multi Chip Adapter
1749 * LSB BIT 4 = Internal connector
1750 * LSB BIT 5 =
1751 * LSB BIT 6 =
1752 * LSB BIT 7 =
1753 *
1754 * MSB BIT 0 =
1755 * MSB BIT 1 =
1756 * MSB BIT 2 =
1757 * MSB BIT 3 =
1758 * MSB BIT 4 =
1759 * MSB BIT 5 =
1760 * MSB BIT 6 =
1761 * MSB BIT 7 =
1762 */
1763 uint8_t adapter_features[2];
1764
1765 uint8_t reserved_4[16];
1766
1767 /* Subsystem vendor ID for ISP2200 */
1768 uint16_t subsystem_vendor_id_2200;
1769
1770 /* Subsystem device ID for ISP2200 */
1771 uint16_t subsystem_device_id_2200;
1772
1773 uint8_t reserved_5;
1774 uint8_t checksum;
1775 } nvram_t;
1776
1777 /*
1778 * ISP queue - response queue entry definition.
1779 */
1780 typedef struct {
1781 uint8_t entry_type; /* Entry type. */
1782 uint8_t entry_count; /* Entry count. */
1783 uint8_t sys_define; /* System defined. */
1784 uint8_t entry_status; /* Entry Status. */
1785 uint32_t handle; /* System defined handle */
1786 uint8_t data[52];
1787 uint32_t signature;
1788 #define RESPONSE_PROCESSED 0xDEADDEAD /* Signature */
1789 } response_t;
1790
1791 /*
1792 * ISP queue - ATIO queue entry definition.
1793 */
1794 struct atio {
1795 uint8_t entry_type; /* Entry type. */
1796 uint8_t entry_count; /* Entry count. */
1797 __le16 attr_n_length;
1798 uint8_t data[56];
1799 uint32_t signature;
1800 #define ATIO_PROCESSED 0xDEADDEAD /* Signature */
1801 };
1802
1803 typedef union {
1804 uint16_t extended;
1805 struct {
1806 uint8_t reserved;
1807 uint8_t standard;
1808 } id;
1809 } target_id_t;
1810
1811 #define SET_TARGET_ID(ha, to, from) \
1812 do { \
1813 if (HAS_EXTENDED_IDS(ha)) \
1814 to.extended = cpu_to_le16(from); \
1815 else \
1816 to.id.standard = (uint8_t)from; \
1817 } while (0)
1818
1819 /*
1820 * ISP queue - command entry structure definition.
1821 */
1822 #define COMMAND_TYPE 0x11 /* Command entry */
1823 typedef struct {
1824 uint8_t entry_type; /* Entry type. */
1825 uint8_t entry_count; /* Entry count. */
1826 uint8_t sys_define; /* System defined. */
1827 uint8_t entry_status; /* Entry Status. */
1828 uint32_t handle; /* System handle. */
1829 target_id_t target; /* SCSI ID */
1830 uint16_t lun; /* SCSI LUN */
1831 uint16_t control_flags; /* Control flags. */
1832 #define CF_WRITE BIT_6
1833 #define CF_READ BIT_5
1834 #define CF_SIMPLE_TAG BIT_3
1835 #define CF_ORDERED_TAG BIT_2
1836 #define CF_HEAD_TAG BIT_1
1837 uint16_t reserved_1;
1838 uint16_t timeout; /* Command timeout. */
1839 uint16_t dseg_count; /* Data segment count. */
1840 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1841 uint32_t byte_count; /* Total byte count. */
1842 union {
1843 struct dsd32 dsd32[3];
1844 struct dsd64 dsd64[2];
1845 };
1846 } cmd_entry_t;
1847
1848 /*
1849 * ISP queue - 64-Bit addressing, command entry structure definition.
1850 */
1851 #define COMMAND_A64_TYPE 0x19 /* Command A64 entry */
1852 typedef struct {
1853 uint8_t entry_type; /* Entry type. */
1854 uint8_t entry_count; /* Entry count. */
1855 uint8_t sys_define; /* System defined. */
1856 uint8_t entry_status; /* Entry Status. */
1857 uint32_t handle; /* System handle. */
1858 target_id_t target; /* SCSI ID */
1859 uint16_t lun; /* SCSI LUN */
1860 uint16_t control_flags; /* Control flags. */
1861 uint16_t reserved_1;
1862 uint16_t timeout; /* Command timeout. */
1863 uint16_t dseg_count; /* Data segment count. */
1864 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1865 uint32_t byte_count; /* Total byte count. */
1866 struct dsd64 dsd[2];
1867 } cmd_a64_entry_t, request_t;
1868
1869 /*
1870 * ISP queue - continuation entry structure definition.
1871 */
1872 #define CONTINUE_TYPE 0x02 /* Continuation entry. */
1873 typedef struct {
1874 uint8_t entry_type; /* Entry type. */
1875 uint8_t entry_count; /* Entry count. */
1876 uint8_t sys_define; /* System defined. */
1877 uint8_t entry_status; /* Entry Status. */
1878 uint32_t reserved;
1879 struct dsd32 dsd[7];
1880 } cont_entry_t;
1881
1882 /*
1883 * ISP queue - 64-Bit addressing, continuation entry structure definition.
1884 */
1885 #define CONTINUE_A64_TYPE 0x0A /* Continuation A64 entry. */
1886 typedef struct {
1887 uint8_t entry_type; /* Entry type. */
1888 uint8_t entry_count; /* Entry count. */
1889 uint8_t sys_define; /* System defined. */
1890 uint8_t entry_status; /* Entry Status. */
1891 struct dsd64 dsd[5];
1892 } cont_a64_entry_t;
1893
1894 #define PO_MODE_DIF_INSERT 0
1895 #define PO_MODE_DIF_REMOVE 1
1896 #define PO_MODE_DIF_PASS 2
1897 #define PO_MODE_DIF_REPLACE 3
1898 #define PO_MODE_DIF_TCP_CKSUM 6
1899 #define PO_ENABLE_INCR_GUARD_SEED BIT_3
1900 #define PO_DISABLE_GUARD_CHECK BIT_4
1901 #define PO_DISABLE_INCR_REF_TAG BIT_5
1902 #define PO_DIS_HEADER_MODE BIT_7
1903 #define PO_ENABLE_DIF_BUNDLING BIT_8
1904 #define PO_DIS_FRAME_MODE BIT_9
1905 #define PO_DIS_VALD_APP_ESC BIT_10 /* Dis validation for escape tag/ffffh */
1906 #define PO_DIS_VALD_APP_REF_ESC BIT_11
1907
1908 #define PO_DIS_APP_TAG_REPL BIT_12 /* disable REG Tag replacement */
1909 #define PO_DIS_REF_TAG_REPL BIT_13
1910 #define PO_DIS_APP_TAG_VALD BIT_14 /* disable REF Tag validation */
1911 #define PO_DIS_REF_TAG_VALD BIT_15
1912
1913 /*
1914 * ISP queue - 64-Bit addressing, continuation crc entry structure definition.
1915 */
1916 struct crc_context {
1917 uint32_t handle; /* System handle. */
1918 __le32 ref_tag;
1919 __le16 app_tag;
1920 uint8_t ref_tag_mask[4]; /* Validation/Replacement Mask*/
1921 uint8_t app_tag_mask[2]; /* Validation/Replacement Mask*/
1922 __le16 guard_seed; /* Initial Guard Seed */
1923 __le16 prot_opts; /* Requested Data Protection Mode */
1924 __le16 blk_size; /* Data size in bytes */
1925 uint16_t runt_blk_guard; /* Guard value for runt block (tape
1926 * only) */
1927 __le32 byte_count; /* Total byte count/ total data
1928 * transfer count */
1929 union {
1930 struct {
1931 uint32_t reserved_1;
1932 uint16_t reserved_2;
1933 uint16_t reserved_3;
1934 uint32_t reserved_4;
1935 struct dsd64 data_dsd[1];
1936 uint32_t reserved_5[2];
1937 uint32_t reserved_6;
1938 } nobundling;
1939 struct {
1940 __le32 dif_byte_count; /* Total DIF byte
1941 * count */
1942 uint16_t reserved_1;
1943 __le16 dseg_count; /* Data segment count */
1944 uint32_t reserved_2;
1945 struct dsd64 data_dsd[1];
1946 struct dsd64 dif_dsd;
1947 } bundling;
1948 } u;
1949
1950 struct fcp_cmnd fcp_cmnd;
1951 dma_addr_t crc_ctx_dma;
1952 /* List of DMA context transfers */
1953 struct list_head dsd_list;
1954
1955 /* List of DIF Bundling context DMA address */
1956 struct list_head ldif_dsd_list;
1957 u8 no_ldif_dsd;
1958
1959 struct list_head ldif_dma_hndl_list;
1960 u32 dif_bundl_len;
1961 u8 no_dif_bundl;
1962 /* This structure should not exceed 512 bytes */
1963 };
1964
1965 #define CRC_CONTEXT_LEN_FW (offsetof(struct crc_context, fcp_cmnd.lun))
1966 #define CRC_CONTEXT_FCPCMND_OFF (offsetof(struct crc_context, fcp_cmnd.lun))
1967
1968 /*
1969 * ISP queue - status entry structure definition.
1970 */
1971 #define STATUS_TYPE 0x03 /* Status entry. */
1972 typedef struct {
1973 uint8_t entry_type; /* Entry type. */
1974 uint8_t entry_count; /* Entry count. */
1975 uint8_t sys_define; /* System defined. */
1976 uint8_t entry_status; /* Entry Status. */
1977 uint32_t handle; /* System handle. */
1978 uint16_t scsi_status; /* SCSI status. */
1979 uint16_t comp_status; /* Completion status. */
1980 uint16_t state_flags; /* State flags. */
1981 uint16_t status_flags; /* Status flags. */
1982 uint16_t rsp_info_len; /* Response Info Length. */
1983 uint16_t req_sense_length; /* Request sense data length. */
1984 uint32_t residual_length; /* Residual transfer length. */
1985 uint8_t rsp_info[8]; /* FCP response information. */
1986 uint8_t req_sense_data[32]; /* Request sense data. */
1987 } sts_entry_t;
1988
1989 /*
1990 * Status entry entry status
1991 */
1992 #define RF_RQ_DMA_ERROR BIT_6 /* Request Queue DMA error. */
1993 #define RF_INV_E_ORDER BIT_5 /* Invalid entry order. */
1994 #define RF_INV_E_COUNT BIT_4 /* Invalid entry count. */
1995 #define RF_INV_E_PARAM BIT_3 /* Invalid entry parameter. */
1996 #define RF_INV_E_TYPE BIT_2 /* Invalid entry type. */
1997 #define RF_BUSY BIT_1 /* Busy */
1998 #define RF_MASK (RF_RQ_DMA_ERROR | RF_INV_E_ORDER | RF_INV_E_COUNT | \
1999 RF_INV_E_PARAM | RF_INV_E_TYPE | RF_BUSY)
2000 #define RF_MASK_24XX (RF_INV_E_ORDER | RF_INV_E_COUNT | RF_INV_E_PARAM | \
2001 RF_INV_E_TYPE)
2002
2003 /*
2004 * Status entry SCSI status bit definitions.
2005 */
2006 #define SS_MASK 0xfff /* Reserved bits BIT_12-BIT_15*/
2007 #define SS_RESIDUAL_UNDER BIT_11
2008 #define SS_RESIDUAL_OVER BIT_10
2009 #define SS_SENSE_LEN_VALID BIT_9
2010 #define SS_RESPONSE_INFO_LEN_VALID BIT_8
2011 #define SS_SCSI_STATUS_BYTE 0xff
2012
2013 #define SS_RESERVE_CONFLICT (BIT_4 | BIT_3)
2014 #define SS_BUSY_CONDITION BIT_3
2015 #define SS_CONDITION_MET BIT_2
2016 #define SS_CHECK_CONDITION BIT_1
2017
2018 /*
2019 * Status entry completion status
2020 */
2021 #define CS_COMPLETE 0x0 /* No errors */
2022 #define CS_INCOMPLETE 0x1 /* Incomplete transfer of cmd. */
2023 #define CS_DMA 0x2 /* A DMA direction error. */
2024 #define CS_TRANSPORT 0x3 /* Transport error. */
2025 #define CS_RESET 0x4 /* SCSI bus reset occurred */
2026 #define CS_ABORTED 0x5 /* System aborted command. */
2027 #define CS_TIMEOUT 0x6 /* Timeout error. */
2028 #define CS_DATA_OVERRUN 0x7 /* Data overrun. */
2029 #define CS_DIF_ERROR 0xC /* DIF error detected */
2030
2031 #define CS_DATA_UNDERRUN 0x15 /* Data Underrun. */
2032 #define CS_QUEUE_FULL 0x1C /* Queue Full. */
2033 #define CS_PORT_UNAVAILABLE 0x28 /* Port unavailable */
2034 /* (selection timeout) */
2035 #define CS_PORT_LOGGED_OUT 0x29 /* Port Logged Out */
2036 #define CS_PORT_CONFIG_CHG 0x2A /* Port Configuration Changed */
2037 #define CS_PORT_BUSY 0x2B /* Port Busy */
2038 #define CS_COMPLETE_CHKCOND 0x30 /* Error? */
2039 #define CS_IOCB_ERROR 0x31 /* Generic error for IOCB request
2040 failure */
2041 #define CS_BAD_PAYLOAD 0x80 /* Driver defined */
2042 #define CS_UNKNOWN 0x81 /* Driver defined */
2043 #define CS_RETRY 0x82 /* Driver defined */
2044 #define CS_LOOP_DOWN_ABORT 0x83 /* Driver defined */
2045
2046 #define CS_BIDIR_RD_OVERRUN 0x700
2047 #define CS_BIDIR_RD_WR_OVERRUN 0x707
2048 #define CS_BIDIR_RD_OVERRUN_WR_UNDERRUN 0x715
2049 #define CS_BIDIR_RD_UNDERRUN 0x1500
2050 #define CS_BIDIR_RD_UNDERRUN_WR_OVERRUN 0x1507
2051 #define CS_BIDIR_RD_WR_UNDERRUN 0x1515
2052 #define CS_BIDIR_DMA 0x200
2053 /*
2054 * Status entry status flags
2055 */
2056 #define SF_ABTS_TERMINATED BIT_10
2057 #define SF_LOGOUT_SENT BIT_13
2058
2059 /*
2060 * ISP queue - status continuation entry structure definition.
2061 */
2062 #define STATUS_CONT_TYPE 0x10 /* Status continuation entry. */
2063 typedef struct {
2064 uint8_t entry_type; /* Entry type. */
2065 uint8_t entry_count; /* Entry count. */
2066 uint8_t sys_define; /* System defined. */
2067 uint8_t entry_status; /* Entry Status. */
2068 uint8_t data[60]; /* data */
2069 } sts_cont_entry_t;
2070
2071 /*
2072 * ISP queue - RIO Type 1 status entry (32 bit I/O entry handles)
2073 * structure definition.
2074 */
2075 #define STATUS_TYPE_21 0x21 /* Status entry. */
2076 typedef struct {
2077 uint8_t entry_type; /* Entry type. */
2078 uint8_t entry_count; /* Entry count. */
2079 uint8_t handle_count; /* Handle count. */
2080 uint8_t entry_status; /* Entry Status. */
2081 uint32_t handle[15]; /* System handles. */
2082 } sts21_entry_t;
2083
2084 /*
2085 * ISP queue - RIO Type 2 status entry (16 bit I/O entry handles)
2086 * structure definition.
2087 */
2088 #define STATUS_TYPE_22 0x22 /* Status entry. */
2089 typedef struct {
2090 uint8_t entry_type; /* Entry type. */
2091 uint8_t entry_count; /* Entry count. */
2092 uint8_t handle_count; /* Handle count. */
2093 uint8_t entry_status; /* Entry Status. */
2094 uint16_t handle[30]; /* System handles. */
2095 } sts22_entry_t;
2096
2097 /*
2098 * ISP queue - marker entry structure definition.
2099 */
2100 #define MARKER_TYPE 0x04 /* Marker entry. */
2101 typedef struct {
2102 uint8_t entry_type; /* Entry type. */
2103 uint8_t entry_count; /* Entry count. */
2104 uint8_t handle_count; /* Handle count. */
2105 uint8_t entry_status; /* Entry Status. */
2106 uint32_t sys_define_2; /* System defined. */
2107 target_id_t target; /* SCSI ID */
2108 uint8_t modifier; /* Modifier (7-0). */
2109 #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */
2110 #define MK_SYNC_ID 1 /* Synchronize ID */
2111 #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */
2112 #define MK_SYNC_LIP 3 /* Synchronize all ID/LUN, */
2113 /* clear port changed, */
2114 /* use sequence number. */
2115 uint8_t reserved_1;
2116 uint16_t sequence_number; /* Sequence number of event */
2117 uint16_t lun; /* SCSI LUN */
2118 uint8_t reserved_2[48];
2119 } mrk_entry_t;
2120
2121 /*
2122 * ISP queue - Management Server entry structure definition.
2123 */
2124 #define MS_IOCB_TYPE 0x29 /* Management Server IOCB entry */
2125 typedef struct {
2126 uint8_t entry_type; /* Entry type. */
2127 uint8_t entry_count; /* Entry count. */
2128 uint8_t handle_count; /* Handle count. */
2129 uint8_t entry_status; /* Entry Status. */
2130 uint32_t handle1; /* System handle. */
2131 target_id_t loop_id;
2132 uint16_t status;
2133 uint16_t control_flags; /* Control flags. */
2134 uint16_t reserved2;
2135 uint16_t timeout;
2136 uint16_t cmd_dsd_count;
2137 uint16_t total_dsd_count;
2138 uint8_t type;
2139 uint8_t r_ctl;
2140 uint16_t rx_id;
2141 uint16_t reserved3;
2142 uint32_t handle2;
2143 uint32_t rsp_bytecount;
2144 uint32_t req_bytecount;
2145 struct dsd64 req_dsd;
2146 struct dsd64 rsp_dsd;
2147 } ms_iocb_entry_t;
2148
2149
2150 /*
2151 * ISP queue - Mailbox Command entry structure definition.
2152 */
2153 #define MBX_IOCB_TYPE 0x39
2154 struct mbx_entry {
2155 uint8_t entry_type;
2156 uint8_t entry_count;
2157 uint8_t sys_define1;
2158 /* Use sys_define1 for source type */
2159 #define SOURCE_SCSI 0x00
2160 #define SOURCE_IP 0x01
2161 #define SOURCE_VI 0x02
2162 #define SOURCE_SCTP 0x03
2163 #define SOURCE_MP 0x04
2164 #define SOURCE_MPIOCTL 0x05
2165 #define SOURCE_ASYNC_IOCB 0x07
2166
2167 uint8_t entry_status;
2168
2169 uint32_t handle;
2170 target_id_t loop_id;
2171
2172 uint16_t status;
2173 uint16_t state_flags;
2174 uint16_t status_flags;
2175
2176 uint32_t sys_define2[2];
2177
2178 uint16_t mb0;
2179 uint16_t mb1;
2180 uint16_t mb2;
2181 uint16_t mb3;
2182 uint16_t mb6;
2183 uint16_t mb7;
2184 uint16_t mb9;
2185 uint16_t mb10;
2186 uint32_t reserved_2[2];
2187 uint8_t node_name[WWN_SIZE];
2188 uint8_t port_name[WWN_SIZE];
2189 };
2190
2191 #ifndef IMMED_NOTIFY_TYPE
2192 #define IMMED_NOTIFY_TYPE 0x0D /* Immediate notify entry. */
2193 /*
2194 * ISP queue - immediate notify entry structure definition.
2195 * This is sent by the ISP to the Target driver.
2196 * This IOCB would have report of events sent by the
2197 * initiator, that needs to be handled by the target
2198 * driver immediately.
2199 */
2200 struct imm_ntfy_from_isp {
2201 uint8_t entry_type; /* Entry type. */
2202 uint8_t entry_count; /* Entry count. */
2203 uint8_t sys_define; /* System defined. */
2204 uint8_t entry_status; /* Entry Status. */
2205 union {
2206 struct {
2207 uint32_t sys_define_2; /* System defined. */
2208 target_id_t target;
2209 uint16_t lun;
2210 uint8_t target_id;
2211 uint8_t reserved_1;
2212 uint16_t status_modifier;
2213 uint16_t status;
2214 uint16_t task_flags;
2215 uint16_t seq_id;
2216 uint16_t srr_rx_id;
2217 uint32_t srr_rel_offs;
2218 uint16_t srr_ui;
2219 #define SRR_IU_DATA_IN 0x1
2220 #define SRR_IU_DATA_OUT 0x5
2221 #define SRR_IU_STATUS 0x7
2222 uint16_t srr_ox_id;
2223 uint8_t reserved_2[28];
2224 } isp2x;
2225 struct {
2226 uint32_t reserved;
2227 uint16_t nport_handle;
2228 uint16_t reserved_2;
2229 uint16_t flags;
2230 #define NOTIFY24XX_FLAGS_GLOBAL_TPRLO BIT_1
2231 #define NOTIFY24XX_FLAGS_PUREX_IOCB BIT_0
2232 uint16_t srr_rx_id;
2233 uint16_t status;
2234 uint8_t status_subcode;
2235 uint8_t fw_handle;
2236 uint32_t exchange_address;
2237 uint32_t srr_rel_offs;
2238 uint16_t srr_ui;
2239 uint16_t srr_ox_id;
2240 union {
2241 struct {
2242 uint8_t node_name[8];
2243 } plogi; /* PLOGI/ADISC/PDISC */
2244 struct {
2245 /* PRLI word 3 bit 0-15 */
2246 uint16_t wd3_lo;
2247 uint8_t resv0[6];
2248 } prli;
2249 struct {
2250 uint8_t port_id[3];
2251 uint8_t resv1;
2252 uint16_t nport_handle;
2253 uint16_t resv2;
2254 } req_els;
2255 } u;
2256 uint8_t port_name[8];
2257 uint8_t resv3[3];
2258 uint8_t vp_index;
2259 uint32_t reserved_5;
2260 uint8_t port_id[3];
2261 uint8_t reserved_6;
2262 } isp24;
2263 } u;
2264 uint16_t reserved_7;
2265 uint16_t ox_id;
2266 } __packed;
2267 #endif
2268
2269 /*
2270 * ISP request and response queue entry sizes
2271 */
2272 #define RESPONSE_ENTRY_SIZE (sizeof(response_t))
2273 #define REQUEST_ENTRY_SIZE (sizeof(request_t))
2274
2275
2276
2277 /*
2278 * Switch info gathering structure.
2279 */
2280 typedef struct {
2281 port_id_t d_id;
2282 uint8_t node_name[WWN_SIZE];
2283 uint8_t port_name[WWN_SIZE];
2284 uint8_t fabric_port_name[WWN_SIZE];
2285 uint16_t fp_speed;
2286 uint8_t fc4_type;
2287 uint8_t fc4_features;
2288 } sw_info_t;
2289
2290 /* FCP-4 types */
2291 #define FC4_TYPE_FCP_SCSI 0x08
2292 #define FC4_TYPE_NVME 0x28
2293 #define FC4_TYPE_OTHER 0x0
2294 #define FC4_TYPE_UNKNOWN 0xff
2295
2296 /* mailbox command 4G & above */
2297 struct mbx_24xx_entry {
2298 uint8_t entry_type;
2299 uint8_t entry_count;
2300 uint8_t sys_define1;
2301 uint8_t entry_status;
2302 uint32_t handle;
2303 uint16_t mb[28];
2304 };
2305
2306 #define IOCB_SIZE 64
2307
2308 /*
2309 * Fibre channel port type.
2310 */
2311 typedef enum {
2312 FCT_UNKNOWN,
2313 FCT_RSCN,
2314 FCT_SWITCH,
2315 FCT_BROADCAST,
2316 FCT_INITIATOR,
2317 FCT_TARGET,
2318 FCT_NVME_INITIATOR = 0x10,
2319 FCT_NVME_TARGET = 0x20,
2320 FCT_NVME_DISCOVERY = 0x40,
2321 FCT_NVME = 0xf0,
2322 } fc_port_type_t;
2323
2324 enum qla_sess_deletion {
2325 QLA_SESS_DELETION_NONE = 0,
2326 QLA_SESS_DELETION_IN_PROGRESS,
2327 QLA_SESS_DELETED,
2328 };
2329
2330 enum qlt_plogi_link_t {
2331 QLT_PLOGI_LINK_SAME_WWN,
2332 QLT_PLOGI_LINK_CONFLICT,
2333 QLT_PLOGI_LINK_MAX
2334 };
2335
2336 struct qlt_plogi_ack_t {
2337 struct list_head list;
2338 struct imm_ntfy_from_isp iocb;
2339 port_id_t id;
2340 int ref_count;
2341 void *fcport;
2342 };
2343
2344 struct ct_sns_desc {
2345 struct ct_sns_pkt *ct_sns;
2346 dma_addr_t ct_sns_dma;
2347 };
2348
2349 enum discovery_state {
2350 DSC_DELETED,
2351 DSC_GNN_ID,
2352 DSC_GNL,
2353 DSC_LOGIN_PEND,
2354 DSC_LOGIN_FAILED,
2355 DSC_GPDB,
2356 DSC_UPD_FCPORT,
2357 DSC_LOGIN_COMPLETE,
2358 DSC_ADISC,
2359 DSC_DELETE_PEND,
2360 };
2361
2362 enum login_state { /* FW control Target side */
2363 DSC_LS_LLIOCB_SENT = 2,
2364 DSC_LS_PLOGI_PEND,
2365 DSC_LS_PLOGI_COMP,
2366 DSC_LS_PRLI_PEND,
2367 DSC_LS_PRLI_COMP,
2368 DSC_LS_PORT_UNAVAIL,
2369 DSC_LS_PRLO_PEND = 9,
2370 DSC_LS_LOGO_PEND,
2371 };
2372
2373 enum rscn_addr_format {
2374 RSCN_PORT_ADDR,
2375 RSCN_AREA_ADDR,
2376 RSCN_DOM_ADDR,
2377 RSCN_FAB_ADDR,
2378 };
2379
2380 /*
2381 * Fibre channel port structure.
2382 */
2383 typedef struct fc_port {
2384 struct list_head list;
2385 struct scsi_qla_host *vha;
2386
2387 uint8_t node_name[WWN_SIZE];
2388 uint8_t port_name[WWN_SIZE];
2389 port_id_t d_id;
2390 uint16_t loop_id;
2391 uint16_t old_loop_id;
2392
2393 unsigned int conf_compl_supported:1;
2394 unsigned int deleted:2;
2395 unsigned int free_pending:1;
2396 unsigned int local:1;
2397 unsigned int logout_on_delete:1;
2398 unsigned int logo_ack_needed:1;
2399 unsigned int keep_nport_handle:1;
2400 unsigned int send_els_logo:1;
2401 unsigned int login_pause:1;
2402 unsigned int login_succ:1;
2403 unsigned int query:1;
2404 unsigned int id_changed:1;
2405 unsigned int scan_needed:1;
2406 unsigned int n2n_flag:1;
2407 unsigned int explicit_logout:1;
2408 unsigned int prli_pend_timer:1;
2409
2410 struct completion nvme_del_done;
2411 uint32_t nvme_prli_service_param;
2412 #define NVME_PRLI_SP_CONF BIT_7
2413 #define NVME_PRLI_SP_INITIATOR BIT_5
2414 #define NVME_PRLI_SP_TARGET BIT_4
2415 #define NVME_PRLI_SP_DISCOVERY BIT_3
2416 #define NVME_PRLI_SP_FIRST_BURST BIT_0
2417 uint8_t nvme_flag;
2418 uint32_t nvme_first_burst_size;
2419 #define NVME_FLAG_REGISTERED 4
2420 #define NVME_FLAG_DELETING 2
2421 #define NVME_FLAG_RESETTING 1
2422
2423 struct fc_port *conflict;
2424 unsigned char logout_completed;
2425 int generation;
2426
2427 struct se_session *se_sess;
2428 struct kref sess_kref;
2429 struct qla_tgt *tgt;
2430 unsigned long expires;
2431 struct list_head del_list_entry;
2432 struct work_struct free_work;
2433 struct work_struct reg_work;
2434 uint64_t jiffies_at_registration;
2435 unsigned long prli_expired;
2436 struct qlt_plogi_ack_t *plogi_link[QLT_PLOGI_LINK_MAX];
2437
2438 uint16_t tgt_id;
2439 uint16_t old_tgt_id;
2440 uint16_t sec_since_registration;
2441
2442 uint8_t fcp_prio;
2443
2444 uint8_t fabric_port_name[WWN_SIZE];
2445 uint16_t fp_speed;
2446
2447 fc_port_type_t port_type;
2448
2449 atomic_t state;
2450 uint32_t flags;
2451
2452 int login_retry;
2453
2454 struct fc_rport *rport, *drport;
2455 u32 supported_classes;
2456
2457 uint8_t fc4_type;
2458 uint8_t fc4_features;
2459 uint8_t scan_state;
2460
2461 unsigned long last_queue_full;
2462 unsigned long last_ramp_up;
2463
2464 uint16_t port_id;
2465
2466 struct nvme_fc_remote_port *nvme_remote_port;
2467
2468 unsigned long retry_delay_timestamp;
2469 struct qla_tgt_sess *tgt_session;
2470 struct ct_sns_desc ct_desc;
2471 enum discovery_state disc_state;
2472 atomic_t shadow_disc_state;
2473 enum discovery_state next_disc_state;
2474 enum login_state fw_login_state;
2475 unsigned long dm_login_expire;
2476 unsigned long plogi_nack_done_deadline;
2477
2478 u32 login_gen, last_login_gen;
2479 u32 rscn_gen, last_rscn_gen;
2480 u32 chip_reset;
2481 struct list_head gnl_entry;
2482 struct work_struct del_work;
2483 u8 iocb[IOCB_SIZE];
2484 u8 current_login_state;
2485 u8 last_login_state;
2486 u16 n2n_link_reset_cnt;
2487 u16 n2n_chip_reset;
2488 } fc_port_t;
2489
2490 enum {
2491 FC4_PRIORITY_NVME = 1,
2492 FC4_PRIORITY_FCP = 2,
2493 };
2494
2495 #define QLA_FCPORT_SCAN 1
2496 #define QLA_FCPORT_FOUND 2
2497
2498 struct event_arg {
2499 fc_port_t *fcport;
2500 srb_t *sp;
2501 port_id_t id;
2502 u16 data[2], rc;
2503 u8 port_name[WWN_SIZE];
2504 u32 iop[2];
2505 };
2506
2507 #include "qla_mr.h"
2508
2509 /*
2510 * Fibre channel port/lun states.
2511 */
2512 #define FCS_UNCONFIGURED 1
2513 #define FCS_DEVICE_DEAD 2
2514 #define FCS_DEVICE_LOST 3
2515 #define FCS_ONLINE 4
2516
2517 extern const char *const port_state_str[5];
2518
2519 static const char * const port_dstate_str[] = {
2520 "DELETED",
2521 "GNN_ID",
2522 "GNL",
2523 "LOGIN_PEND",
2524 "LOGIN_FAILED",
2525 "GPDB",
2526 "UPD_FCPORT",
2527 "LOGIN_COMPLETE",
2528 "ADISC",
2529 "DELETE_PEND"
2530 };
2531
2532 /*
2533 * FC port flags.
2534 */
2535 #define FCF_FABRIC_DEVICE BIT_0
2536 #define FCF_LOGIN_NEEDED BIT_1
2537 #define FCF_FCP2_DEVICE BIT_2
2538 #define FCF_ASYNC_SENT BIT_3
2539 #define FCF_CONF_COMP_SUPPORTED BIT_4
2540 #define FCF_ASYNC_ACTIVE BIT_5
2541
2542 /* No loop ID flag. */
2543 #define FC_NO_LOOP_ID 0x1000
2544
2545 /*
2546 * FC-CT interface
2547 *
2548 * NOTE: All structures are big-endian in form.
2549 */
2550
2551 #define CT_REJECT_RESPONSE 0x8001
2552 #define CT_ACCEPT_RESPONSE 0x8002
2553 #define CT_REASON_INVALID_COMMAND_CODE 0x01
2554 #define CT_REASON_CANNOT_PERFORM 0x09
2555 #define CT_REASON_COMMAND_UNSUPPORTED 0x0b
2556 #define CT_EXPL_ALREADY_REGISTERED 0x10
2557 #define CT_EXPL_HBA_ATTR_NOT_REGISTERED 0x11
2558 #define CT_EXPL_MULTIPLE_HBA_ATTR 0x12
2559 #define CT_EXPL_INVALID_HBA_BLOCK_LENGTH 0x13
2560 #define CT_EXPL_MISSING_REQ_HBA_ATTR 0x14
2561 #define CT_EXPL_PORT_NOT_REGISTERED_ 0x15
2562 #define CT_EXPL_MISSING_HBA_ID_PORT_LIST 0x16
2563 #define CT_EXPL_HBA_NOT_REGISTERED 0x17
2564 #define CT_EXPL_PORT_ATTR_NOT_REGISTERED 0x20
2565 #define CT_EXPL_PORT_NOT_REGISTERED 0x21
2566 #define CT_EXPL_MULTIPLE_PORT_ATTR 0x22
2567 #define CT_EXPL_INVALID_PORT_BLOCK_LENGTH 0x23
2568
2569 #define NS_N_PORT_TYPE 0x01
2570 #define NS_NL_PORT_TYPE 0x02
2571 #define NS_NX_PORT_TYPE 0x7F
2572
2573 #define GA_NXT_CMD 0x100
2574 #define GA_NXT_REQ_SIZE (16 + 4)
2575 #define GA_NXT_RSP_SIZE (16 + 620)
2576
2577 #define GPN_FT_CMD 0x172
2578 #define GPN_FT_REQ_SIZE (16 + 4)
2579 #define GNN_FT_CMD 0x173
2580 #define GNN_FT_REQ_SIZE (16 + 4)
2581
2582 #define GID_PT_CMD 0x1A1
2583 #define GID_PT_REQ_SIZE (16 + 4)
2584
2585 #define GPN_ID_CMD 0x112
2586 #define GPN_ID_REQ_SIZE (16 + 4)
2587 #define GPN_ID_RSP_SIZE (16 + 8)
2588
2589 #define GNN_ID_CMD 0x113
2590 #define GNN_ID_REQ_SIZE (16 + 4)
2591 #define GNN_ID_RSP_SIZE (16 + 8)
2592
2593 #define GFT_ID_CMD 0x117
2594 #define GFT_ID_REQ_SIZE (16 + 4)
2595 #define GFT_ID_RSP_SIZE (16 + 32)
2596
2597 #define GID_PN_CMD 0x121
2598 #define GID_PN_REQ_SIZE (16 + 8)
2599 #define GID_PN_RSP_SIZE (16 + 4)
2600
2601 #define RFT_ID_CMD 0x217
2602 #define RFT_ID_REQ_SIZE (16 + 4 + 32)
2603 #define RFT_ID_RSP_SIZE 16
2604
2605 #define RFF_ID_CMD 0x21F
2606 #define RFF_ID_REQ_SIZE (16 + 4 + 2 + 1 + 1)
2607 #define RFF_ID_RSP_SIZE 16
2608
2609 #define RNN_ID_CMD 0x213
2610 #define RNN_ID_REQ_SIZE (16 + 4 + 8)
2611 #define RNN_ID_RSP_SIZE 16
2612
2613 #define RSNN_NN_CMD 0x239
2614 #define RSNN_NN_REQ_SIZE (16 + 8 + 1 + 255)
2615 #define RSNN_NN_RSP_SIZE 16
2616
2617 #define GFPN_ID_CMD 0x11C
2618 #define GFPN_ID_REQ_SIZE (16 + 4)
2619 #define GFPN_ID_RSP_SIZE (16 + 8)
2620
2621 #define GPSC_CMD 0x127
2622 #define GPSC_REQ_SIZE (16 + 8)
2623 #define GPSC_RSP_SIZE (16 + 2 + 2)
2624
2625 #define GFF_ID_CMD 0x011F
2626 #define GFF_ID_REQ_SIZE (16 + 4)
2627 #define GFF_ID_RSP_SIZE (16 + 128)
2628
2629 /*
2630 * FDMI HBA attribute types.
2631 */
2632 #define FDMI1_HBA_ATTR_COUNT 9
2633 #define FDMI2_HBA_ATTR_COUNT 17
2634
2635 #define FDMI_HBA_NODE_NAME 0x1
2636 #define FDMI_HBA_MANUFACTURER 0x2
2637 #define FDMI_HBA_SERIAL_NUMBER 0x3
2638 #define FDMI_HBA_MODEL 0x4
2639 #define FDMI_HBA_MODEL_DESCRIPTION 0x5
2640 #define FDMI_HBA_HARDWARE_VERSION 0x6
2641 #define FDMI_HBA_DRIVER_VERSION 0x7
2642 #define FDMI_HBA_OPTION_ROM_VERSION 0x8
2643 #define FDMI_HBA_FIRMWARE_VERSION 0x9
2644 #define FDMI_HBA_OS_NAME_AND_VERSION 0xa
2645 #define FDMI_HBA_MAXIMUM_CT_PAYLOAD_LENGTH 0xb
2646
2647 #define FDMI_HBA_NODE_SYMBOLIC_NAME 0xc
2648 #define FDMI_HBA_VENDOR_SPECIFIC_INFO 0xd
2649 #define FDMI_HBA_NUM_PORTS 0xe
2650 #define FDMI_HBA_FABRIC_NAME 0xf
2651 #define FDMI_HBA_BOOT_BIOS_NAME 0x10
2652 #define FDMI_HBA_VENDOR_IDENTIFIER 0xe0
2653
2654 struct ct_fdmi_hba_attr {
2655 uint16_t type;
2656 uint16_t len;
2657 union {
2658 uint8_t node_name[WWN_SIZE];
2659 uint8_t manufacturer[64];
2660 uint8_t serial_num[32];
2661 uint8_t model[16+1];
2662 uint8_t model_desc[80];
2663 uint8_t hw_version[32];
2664 uint8_t driver_version[32];
2665 uint8_t orom_version[16];
2666 uint8_t fw_version[32];
2667 uint8_t os_version[128];
2668 uint32_t max_ct_len;
2669
2670 uint8_t sym_name[256];
2671 uint32_t vendor_specific_info;
2672 uint32_t num_ports;
2673 uint8_t fabric_name[WWN_SIZE];
2674 uint8_t bios_name[32];
2675 uint8_t vendor_identifier[8];
2676 } a;
2677 };
2678
2679 struct ct_fdmi1_hba_attributes {
2680 uint32_t count;
2681 struct ct_fdmi_hba_attr entry[FDMI1_HBA_ATTR_COUNT];
2682 };
2683
2684 struct ct_fdmi2_hba_attributes {
2685 uint32_t count;
2686 struct ct_fdmi_hba_attr entry[FDMI2_HBA_ATTR_COUNT];
2687 };
2688
2689 /*
2690 * FDMI Port attribute types.
2691 */
2692 #define FDMI1_PORT_ATTR_COUNT 6
2693 #define FDMI2_PORT_ATTR_COUNT 16
2694 #define FDMI2_SMARTSAN_PORT_ATTR_COUNT 23
2695
2696 #define FDMI_PORT_FC4_TYPES 0x1
2697 #define FDMI_PORT_SUPPORT_SPEED 0x2
2698 #define FDMI_PORT_CURRENT_SPEED 0x3
2699 #define FDMI_PORT_MAX_FRAME_SIZE 0x4
2700 #define FDMI_PORT_OS_DEVICE_NAME 0x5
2701 #define FDMI_PORT_HOST_NAME 0x6
2702
2703 #define FDMI_PORT_NODE_NAME 0x7
2704 #define FDMI_PORT_NAME 0x8
2705 #define FDMI_PORT_SYM_NAME 0x9
2706 #define FDMI_PORT_TYPE 0xa
2707 #define FDMI_PORT_SUPP_COS 0xb
2708 #define FDMI_PORT_FABRIC_NAME 0xc
2709 #define FDMI_PORT_FC4_TYPE 0xd
2710 #define FDMI_PORT_STATE 0x101
2711 #define FDMI_PORT_COUNT 0x102
2712 #define FDMI_PORT_IDENTIFIER 0x103
2713
2714 #define FDMI_SMARTSAN_SERVICE 0xF100
2715 #define FDMI_SMARTSAN_GUID 0xF101
2716 #define FDMI_SMARTSAN_VERSION 0xF102
2717 #define FDMI_SMARTSAN_PROD_NAME 0xF103
2718 #define FDMI_SMARTSAN_PORT_INFO 0xF104
2719 #define FDMI_SMARTSAN_QOS_SUPPORT 0xF105
2720 #define FDMI_SMARTSAN_SECURITY_SUPPORT 0xF106
2721
2722 #define FDMI_PORT_SPEED_1GB 0x1
2723 #define FDMI_PORT_SPEED_2GB 0x2
2724 #define FDMI_PORT_SPEED_10GB 0x4
2725 #define FDMI_PORT_SPEED_4GB 0x8
2726 #define FDMI_PORT_SPEED_8GB 0x10
2727 #define FDMI_PORT_SPEED_16GB 0x20
2728 #define FDMI_PORT_SPEED_32GB 0x40
2729 #define FDMI_PORT_SPEED_64GB 0x80
2730 #define FDMI_PORT_SPEED_UNKNOWN 0x8000
2731
2732 #define FC_CLASS_2 0x04
2733 #define FC_CLASS_3 0x08
2734 #define FC_CLASS_2_3 0x0C
2735
2736 struct ct_fdmi_port_attr {
2737 uint16_t type;
2738 uint16_t len;
2739 union {
2740 uint8_t fc4_types[32];
2741 uint32_t sup_speed;
2742 uint32_t cur_speed;
2743 uint32_t max_frame_size;
2744 uint8_t os_dev_name[32];
2745 uint8_t host_name[256];
2746
2747 uint8_t node_name[WWN_SIZE];
2748 uint8_t port_name[WWN_SIZE];
2749 uint8_t port_sym_name[128];
2750 uint32_t port_type;
2751 uint32_t port_supported_cos;
2752 uint8_t fabric_name[WWN_SIZE];
2753 uint8_t port_fc4_type[32];
2754 uint32_t port_state;
2755 uint32_t num_ports;
2756 uint32_t port_id;
2757
2758 uint8_t smartsan_service[24];
2759 uint8_t smartsan_guid[16];
2760 uint8_t smartsan_version[24];
2761 uint8_t smartsan_prod_name[16];
2762 uint32_t smartsan_port_info;
2763 uint32_t smartsan_qos_support;
2764 uint32_t smartsan_security_support;
2765 } a;
2766 };
2767
2768 struct ct_fdmi1_port_attributes {
2769 uint32_t count;
2770 struct ct_fdmi_port_attr entry[FDMI1_PORT_ATTR_COUNT];
2771 };
2772
2773 struct ct_fdmi2_port_attributes {
2774 uint32_t count;
2775 struct ct_fdmi_port_attr entry[FDMI2_PORT_ATTR_COUNT];
2776 };
2777
2778 #define FDMI_ATTR_TYPELEN(obj) \
2779 (sizeof((obj)->type) + sizeof((obj)->len))
2780
2781 #define FDMI_ATTR_ALIGNMENT(len) \
2782 (4 - ((len) & 3))
2783
2784 /* FDMI register call options */
2785 #define CALLOPT_FDMI1 0
2786 #define CALLOPT_FDMI2 1
2787 #define CALLOPT_FDMI2_SMARTSAN 2
2788
2789 /* FDMI definitions. */
2790 #define GRHL_CMD 0x100
2791 #define GHAT_CMD 0x101
2792 #define GRPL_CMD 0x102
2793 #define GPAT_CMD 0x110
2794
2795 #define RHBA_CMD 0x200
2796 #define RHBA_RSP_SIZE 16
2797
2798 #define RHAT_CMD 0x201
2799
2800 #define RPRT_CMD 0x210
2801 #define RPRT_RSP_SIZE 24
2802
2803 #define RPA_CMD 0x211
2804 #define RPA_RSP_SIZE 16
2805 #define SMARTSAN_RPA_RSP_SIZE 24
2806
2807 #define DHBA_CMD 0x300
2808 #define DHBA_REQ_SIZE (16 + 8)
2809 #define DHBA_RSP_SIZE 16
2810
2811 #define DHAT_CMD 0x301
2812 #define DPRT_CMD 0x310
2813 #define DPA_CMD 0x311
2814
2815 /* CT command header -- request/response common fields */
2816 struct ct_cmd_hdr {
2817 uint8_t revision;
2818 uint8_t in_id[3];
2819 uint8_t gs_type;
2820 uint8_t gs_subtype;
2821 uint8_t options;
2822 uint8_t reserved;
2823 };
2824
2825 /* CT command request */
2826 struct ct_sns_req {
2827 struct ct_cmd_hdr header;
2828 uint16_t command;
2829 uint16_t max_rsp_size;
2830 uint8_t fragment_id;
2831 uint8_t reserved[3];
2832
2833 union {
2834 /* GA_NXT, GPN_ID, GNN_ID, GFT_ID, GFPN_ID */
2835 struct {
2836 uint8_t reserved;
2837 be_id_t port_id;
2838 } port_id;
2839
2840 struct {
2841 uint8_t reserved;
2842 uint8_t domain;
2843 uint8_t area;
2844 uint8_t port_type;
2845 } gpn_ft;
2846
2847 struct {
2848 uint8_t port_type;
2849 uint8_t domain;
2850 uint8_t area;
2851 uint8_t reserved;
2852 } gid_pt;
2853
2854 struct {
2855 uint8_t reserved;
2856 be_id_t port_id;
2857 uint8_t fc4_types[32];
2858 } rft_id;
2859
2860 struct {
2861 uint8_t reserved;
2862 be_id_t port_id;
2863 uint16_t reserved2;
2864 uint8_t fc4_feature;
2865 uint8_t fc4_type;
2866 } rff_id;
2867
2868 struct {
2869 uint8_t reserved;
2870 be_id_t port_id;
2871 uint8_t node_name[8];
2872 } rnn_id;
2873
2874 struct {
2875 uint8_t node_name[8];
2876 uint8_t name_len;
2877 uint8_t sym_node_name[255];
2878 } rsnn_nn;
2879
2880 struct {
2881 uint8_t hba_identifier[8];
2882 } ghat;
2883
2884 struct {
2885 uint8_t hba_identifier[8];
2886 uint32_t entry_count;
2887 uint8_t port_name[8];
2888 struct ct_fdmi2_hba_attributes attrs;
2889 } rhba;
2890
2891 struct {
2892 uint8_t hba_identifier[8];
2893 struct ct_fdmi1_hba_attributes attrs;
2894 } rhat;
2895
2896 struct {
2897 uint8_t port_name[8];
2898 struct ct_fdmi2_port_attributes attrs;
2899 } rpa;
2900
2901 struct {
2902 uint8_t hba_identifier[8];
2903 uint8_t port_name[8];
2904 struct ct_fdmi2_port_attributes attrs;
2905 } rprt;
2906
2907 struct {
2908 uint8_t port_name[8];
2909 } dhba;
2910
2911 struct {
2912 uint8_t port_name[8];
2913 } dhat;
2914
2915 struct {
2916 uint8_t port_name[8];
2917 } dprt;
2918
2919 struct {
2920 uint8_t port_name[8];
2921 } dpa;
2922
2923 struct {
2924 uint8_t port_name[8];
2925 } gpsc;
2926
2927 struct {
2928 uint8_t reserved;
2929 uint8_t port_id[3];
2930 } gff_id;
2931
2932 struct {
2933 uint8_t port_name[8];
2934 } gid_pn;
2935 } req;
2936 };
2937
2938 /* CT command response header */
2939 struct ct_rsp_hdr {
2940 struct ct_cmd_hdr header;
2941 uint16_t response;
2942 uint16_t residual;
2943 uint8_t fragment_id;
2944 uint8_t reason_code;
2945 uint8_t explanation_code;
2946 uint8_t vendor_unique;
2947 };
2948
2949 struct ct_sns_gid_pt_data {
2950 uint8_t control_byte;
2951 be_id_t port_id;
2952 };
2953
2954 /* It's the same for both GPN_FT and GNN_FT */
2955 struct ct_sns_gpnft_rsp {
2956 struct {
2957 struct ct_cmd_hdr header;
2958 uint16_t response;
2959 uint16_t residual;
2960 uint8_t fragment_id;
2961 uint8_t reason_code;
2962 uint8_t explanation_code;
2963 uint8_t vendor_unique;
2964 };
2965 /* Assume the largest number of targets for the union */
2966 struct ct_sns_gpn_ft_data {
2967 u8 control_byte;
2968 u8 port_id[3];
2969 u32 reserved;
2970 u8 port_name[8];
2971 } entries[1];
2972 };
2973
2974 /* CT command response */
2975 struct ct_sns_rsp {
2976 struct ct_rsp_hdr header;
2977
2978 union {
2979 struct {
2980 uint8_t port_type;
2981 be_id_t port_id;
2982 uint8_t port_name[8];
2983 uint8_t sym_port_name_len;
2984 uint8_t sym_port_name[255];
2985 uint8_t node_name[8];
2986 uint8_t sym_node_name_len;
2987 uint8_t sym_node_name[255];
2988 uint8_t init_proc_assoc[8];
2989 uint8_t node_ip_addr[16];
2990 uint8_t class_of_service[4];
2991 uint8_t fc4_types[32];
2992 uint8_t ip_address[16];
2993 uint8_t fabric_port_name[8];
2994 uint8_t reserved;
2995 uint8_t hard_address[3];
2996 } ga_nxt;
2997
2998 struct {
2999 /* Assume the largest number of targets for the union */
3000 struct ct_sns_gid_pt_data
3001 entries[MAX_FIBRE_DEVICES_MAX];
3002 } gid_pt;
3003
3004 struct {
3005 uint8_t port_name[8];
3006 } gpn_id;
3007
3008 struct {
3009 uint8_t node_name[8];
3010 } gnn_id;
3011
3012 struct {
3013 uint8_t fc4_types[32];
3014 } gft_id;
3015
3016 struct {
3017 uint32_t entry_count;
3018 uint8_t port_name[8];
3019 struct ct_fdmi1_hba_attributes attrs;
3020 } ghat;
3021
3022 struct {
3023 uint8_t port_name[8];
3024 } gfpn_id;
3025
3026 struct {
3027 uint16_t speeds;
3028 uint16_t speed;
3029 } gpsc;
3030
3031 #define GFF_FCP_SCSI_OFFSET 7
3032 #define GFF_NVME_OFFSET 23 /* type = 28h */
3033 struct {
3034 uint8_t fc4_features[128];
3035 } gff_id;
3036 struct {
3037 uint8_t reserved;
3038 uint8_t port_id[3];
3039 } gid_pn;
3040 } rsp;
3041 };
3042
3043 struct ct_sns_pkt {
3044 union {
3045 struct ct_sns_req req;
3046 struct ct_sns_rsp rsp;
3047 } p;
3048 };
3049
3050 struct ct_sns_gpnft_pkt {
3051 union {
3052 struct ct_sns_req req;
3053 struct ct_sns_gpnft_rsp rsp;
3054 } p;
3055 };
3056
3057 enum scan_flags_t {
3058 SF_SCANNING = BIT_0,
3059 SF_QUEUED = BIT_1,
3060 };
3061
3062 enum fc4type_t {
3063 FS_FC4TYPE_FCP = BIT_0,
3064 FS_FC4TYPE_NVME = BIT_1,
3065 FS_FCP_IS_N2N = BIT_7,
3066 };
3067
3068 struct fab_scan_rp {
3069 port_id_t id;
3070 enum fc4type_t fc4type;
3071 u8 port_name[8];
3072 u8 node_name[8];
3073 };
3074
3075 struct fab_scan {
3076 struct fab_scan_rp *l;
3077 u32 size;
3078 u16 scan_retry;
3079 #define MAX_SCAN_RETRIES 5
3080 enum scan_flags_t scan_flags;
3081 struct delayed_work scan_work;
3082 };
3083
3084 /*
3085 * SNS command structures -- for 2200 compatibility.
3086 */
3087 #define RFT_ID_SNS_SCMD_LEN 22
3088 #define RFT_ID_SNS_CMD_SIZE 60
3089 #define RFT_ID_SNS_DATA_SIZE 16
3090
3091 #define RNN_ID_SNS_SCMD_LEN 10
3092 #define RNN_ID_SNS_CMD_SIZE 36
3093 #define RNN_ID_SNS_DATA_SIZE 16
3094
3095 #define GA_NXT_SNS_SCMD_LEN 6
3096 #define GA_NXT_SNS_CMD_SIZE 28
3097 #define GA_NXT_SNS_DATA_SIZE (620 + 16)
3098
3099 #define GID_PT_SNS_SCMD_LEN 6
3100 #define GID_PT_SNS_CMD_SIZE 28
3101 /*
3102 * Assume MAX_FIBRE_DEVICES_2100 as these defines are only used with older
3103 * adapters.
3104 */
3105 #define GID_PT_SNS_DATA_SIZE (MAX_FIBRE_DEVICES_2100 * 4 + 16)
3106
3107 #define GPN_ID_SNS_SCMD_LEN 6
3108 #define GPN_ID_SNS_CMD_SIZE 28
3109 #define GPN_ID_SNS_DATA_SIZE (8 + 16)
3110
3111 #define GNN_ID_SNS_SCMD_LEN 6
3112 #define GNN_ID_SNS_CMD_SIZE 28
3113 #define GNN_ID_SNS_DATA_SIZE (8 + 16)
3114
3115 struct sns_cmd_pkt {
3116 union {
3117 struct {
3118 uint16_t buffer_length;
3119 uint16_t reserved_1;
3120 __le64 buffer_address __packed;
3121 uint16_t subcommand_length;
3122 uint16_t reserved_2;
3123 uint16_t subcommand;
3124 uint16_t size;
3125 uint32_t reserved_3;
3126 uint8_t param[36];
3127 } cmd;
3128
3129 uint8_t rft_data[RFT_ID_SNS_DATA_SIZE];
3130 uint8_t rnn_data[RNN_ID_SNS_DATA_SIZE];
3131 uint8_t gan_data[GA_NXT_SNS_DATA_SIZE];
3132 uint8_t gid_data[GID_PT_SNS_DATA_SIZE];
3133 uint8_t gpn_data[GPN_ID_SNS_DATA_SIZE];
3134 uint8_t gnn_data[GNN_ID_SNS_DATA_SIZE];
3135 } p;
3136 };
3137
3138 struct fw_blob {
3139 char *name;
3140 uint32_t segs[4];
3141 const struct firmware *fw;
3142 };
3143
3144 /* Return data from MBC_GET_ID_LIST call. */
3145 struct gid_list_info {
3146 uint8_t al_pa;
3147 uint8_t area;
3148 uint8_t domain;
3149 uint8_t loop_id_2100; /* ISP2100/ISP2200 -- 4 bytes. */
3150 uint16_t loop_id; /* ISP23XX -- 6 bytes. */
3151 uint16_t reserved_1; /* ISP24XX -- 8 bytes. */
3152 };
3153
3154 /* NPIV */
3155 typedef struct vport_info {
3156 uint8_t port_name[WWN_SIZE];
3157 uint8_t node_name[WWN_SIZE];
3158 int vp_id;
3159 uint16_t loop_id;
3160 unsigned long host_no;
3161 uint8_t port_id[3];
3162 int loop_state;
3163 } vport_info_t;
3164
3165 typedef struct vport_params {
3166 uint8_t port_name[WWN_SIZE];
3167 uint8_t node_name[WWN_SIZE];
3168 uint32_t options;
3169 #define VP_OPTS_RETRY_ENABLE BIT_0
3170 #define VP_OPTS_VP_DISABLE BIT_1
3171 } vport_params_t;
3172
3173 /* NPIV - return codes of VP create and modify */
3174 #define VP_RET_CODE_OK 0
3175 #define VP_RET_CODE_FATAL 1
3176 #define VP_RET_CODE_WRONG_ID 2
3177 #define VP_RET_CODE_WWPN 3
3178 #define VP_RET_CODE_RESOURCES 4
3179 #define VP_RET_CODE_NO_MEM 5
3180 #define VP_RET_CODE_NOT_FOUND 6
3181
3182 struct qla_hw_data;
3183 struct rsp_que;
3184 /*
3185 * ISP operations
3186 */
3187 struct isp_operations {
3188
3189 int (*pci_config) (struct scsi_qla_host *);
3190 int (*reset_chip)(struct scsi_qla_host *);
3191 int (*chip_diag) (struct scsi_qla_host *);
3192 void (*config_rings) (struct scsi_qla_host *);
3193 int (*reset_adapter)(struct scsi_qla_host *);
3194 int (*nvram_config) (struct scsi_qla_host *);
3195 void (*update_fw_options) (struct scsi_qla_host *);
3196 int (*load_risc) (struct scsi_qla_host *, uint32_t *);
3197
3198 char * (*pci_info_str)(struct scsi_qla_host *, char *, size_t);
3199 char * (*fw_version_str)(struct scsi_qla_host *, char *, size_t);
3200
3201 irq_handler_t intr_handler;
3202 void (*enable_intrs) (struct qla_hw_data *);
3203 void (*disable_intrs) (struct qla_hw_data *);
3204
3205 int (*abort_command) (srb_t *);
3206 int (*target_reset) (struct fc_port *, uint64_t, int);
3207 int (*lun_reset) (struct fc_port *, uint64_t, int);
3208 int (*fabric_login) (struct scsi_qla_host *, uint16_t, uint8_t,
3209 uint8_t, uint8_t, uint16_t *, uint8_t);
3210 int (*fabric_logout) (struct scsi_qla_host *, uint16_t, uint8_t,
3211 uint8_t, uint8_t);
3212
3213 uint16_t (*calc_req_entries) (uint16_t);
3214 void (*build_iocbs) (srb_t *, cmd_entry_t *, uint16_t);
3215 void *(*prep_ms_iocb) (struct scsi_qla_host *, struct ct_arg *);
3216 void *(*prep_ms_fdmi_iocb) (struct scsi_qla_host *, uint32_t,
3217 uint32_t);
3218
3219 uint8_t *(*read_nvram)(struct scsi_qla_host *, void *,
3220 uint32_t, uint32_t);
3221 int (*write_nvram)(struct scsi_qla_host *, void *, uint32_t,
3222 uint32_t);
3223
3224 void (*fw_dump) (struct scsi_qla_host *, int);
3225
3226 int (*beacon_on) (struct scsi_qla_host *);
3227 int (*beacon_off) (struct scsi_qla_host *);
3228 void (*beacon_blink) (struct scsi_qla_host *);
3229
3230 void *(*read_optrom)(struct scsi_qla_host *, void *,
3231 uint32_t, uint32_t);
3232 int (*write_optrom)(struct scsi_qla_host *, void *, uint32_t,
3233 uint32_t);
3234
3235 int (*get_flash_version) (struct scsi_qla_host *, void *);
3236 int (*start_scsi) (srb_t *);
3237 int (*start_scsi_mq) (srb_t *);
3238 int (*abort_isp) (struct scsi_qla_host *);
3239 int (*iospace_config)(struct qla_hw_data *);
3240 int (*initialize_adapter)(struct scsi_qla_host *);
3241 };
3242
3243 /* MSI-X Support *************************************************************/
3244
3245 #define QLA_MSIX_CHIP_REV_24XX 3
3246 #define QLA_MSIX_FW_MODE(m) (((m) & (BIT_7|BIT_8|BIT_9)) >> 7)
3247 #define QLA_MSIX_FW_MODE_1(m) (QLA_MSIX_FW_MODE(m) == 1)
3248
3249 #define QLA_BASE_VECTORS 2 /* default + RSP */
3250 #define QLA_MSIX_RSP_Q 0x01
3251 #define QLA_ATIO_VECTOR 0x02
3252 #define QLA_MSIX_QPAIR_MULTIQ_RSP_Q 0x03
3253
3254 #define QLA_MIDX_DEFAULT 0
3255 #define QLA_MIDX_RSP_Q 1
3256 #define QLA_PCI_MSIX_CONTROL 0xa2
3257 #define QLA_83XX_PCI_MSIX_CONTROL 0x92
3258
3259 struct scsi_qla_host;
3260
3261
3262 #define QLA83XX_RSPQ_MSIX_ENTRY_NUMBER 1 /* refer to qla83xx_msix_entries */
3263
3264 struct qla_msix_entry {
3265 int have_irq;
3266 int in_use;
3267 uint32_t vector;
3268 uint16_t entry;
3269 char name[30];
3270 void *handle;
3271 int cpuid;
3272 };
3273
3274 #define WATCH_INTERVAL 1 /* number of seconds */
3275
3276 /* Work events. */
3277 enum qla_work_type {
3278 QLA_EVT_AEN,
3279 QLA_EVT_IDC_ACK,
3280 QLA_EVT_ASYNC_LOGIN,
3281 QLA_EVT_ASYNC_LOGOUT,
3282 QLA_EVT_ASYNC_ADISC,
3283 QLA_EVT_UEVENT,
3284 QLA_EVT_AENFX,
3285 QLA_EVT_GPNID,
3286 QLA_EVT_UNMAP,
3287 QLA_EVT_NEW_SESS,
3288 QLA_EVT_GPDB,
3289 QLA_EVT_PRLI,
3290 QLA_EVT_GPSC,
3291 QLA_EVT_GNL,
3292 QLA_EVT_NACK,
3293 QLA_EVT_RELOGIN,
3294 QLA_EVT_ASYNC_PRLO,
3295 QLA_EVT_ASYNC_PRLO_DONE,
3296 QLA_EVT_GPNFT,
3297 QLA_EVT_GPNFT_DONE,
3298 QLA_EVT_GNNFT_DONE,
3299 QLA_EVT_GNNID,
3300 QLA_EVT_GFPNID,
3301 QLA_EVT_SP_RETRY,
3302 QLA_EVT_IIDMA,
3303 QLA_EVT_ELS_PLOGI,
3304 };
3305
3306
3307 struct qla_work_evt {
3308 struct list_head list;
3309 enum qla_work_type type;
3310 u32 flags;
3311 #define QLA_EVT_FLAG_FREE 0x1
3312
3313 union {
3314 struct {
3315 enum fc_host_event_code code;
3316 u32 data;
3317 } aen;
3318 struct {
3319 #define QLA_IDC_ACK_REGS 7
3320 uint16_t mb[QLA_IDC_ACK_REGS];
3321 } idc_ack;
3322 struct {
3323 struct fc_port *fcport;
3324 #define QLA_LOGIO_LOGIN_RETRIED BIT_0
3325 u16 data[2];
3326 } logio;
3327 struct {
3328 u32 code;
3329 #define QLA_UEVENT_CODE_FW_DUMP 0
3330 } uevent;
3331 struct {
3332 uint32_t evtcode;
3333 uint32_t mbx[8];
3334 uint32_t count;
3335 } aenfx;
3336 struct {
3337 srb_t *sp;
3338 } iosb;
3339 struct {
3340 port_id_t id;
3341 } gpnid;
3342 struct {
3343 port_id_t id;
3344 u8 port_name[8];
3345 u8 node_name[8];
3346 void *pla;
3347 u8 fc4_type;
3348 } new_sess;
3349 struct { /*Get PDB, Get Speed, update fcport, gnl, gidpn */
3350 fc_port_t *fcport;
3351 u8 opt;
3352 } fcport;
3353 struct {
3354 fc_port_t *fcport;
3355 u8 iocb[IOCB_SIZE];
3356 int type;
3357 } nack;
3358 struct {
3359 u8 fc4_type;
3360 srb_t *sp;
3361 } gpnft;
3362 } u;
3363 };
3364
3365 struct qla_chip_state_84xx {
3366 struct list_head list;
3367 struct kref kref;
3368
3369 void *bus;
3370 spinlock_t access_lock;
3371 struct mutex fw_update_mutex;
3372 uint32_t fw_update;
3373 uint32_t op_fw_version;
3374 uint32_t op_fw_size;
3375 uint32_t op_fw_seq_size;
3376 uint32_t diag_fw_version;
3377 uint32_t gold_fw_version;
3378 };
3379
3380 struct qla_dif_statistics {
3381 uint64_t dif_input_bytes;
3382 uint64_t dif_output_bytes;
3383 uint64_t dif_input_requests;
3384 uint64_t dif_output_requests;
3385 uint32_t dif_guard_err;
3386 uint32_t dif_ref_tag_err;
3387 uint32_t dif_app_tag_err;
3388 };
3389
3390 struct qla_statistics {
3391 uint32_t total_isp_aborts;
3392 uint64_t input_bytes;
3393 uint64_t output_bytes;
3394 uint64_t input_requests;
3395 uint64_t output_requests;
3396 uint32_t control_requests;
3397
3398 uint64_t jiffies_at_last_reset;
3399 uint32_t stat_max_pend_cmds;
3400 uint32_t stat_max_qfull_cmds_alloc;
3401 uint32_t stat_max_qfull_cmds_dropped;
3402
3403 struct qla_dif_statistics qla_dif_stats;
3404 };
3405
3406 struct bidi_statistics {
3407 unsigned long long io_count;
3408 unsigned long long transfer_bytes;
3409 };
3410
3411 struct qla_tc_param {
3412 struct scsi_qla_host *vha;
3413 uint32_t blk_sz;
3414 uint32_t bufflen;
3415 struct scatterlist *sg;
3416 struct scatterlist *prot_sg;
3417 struct crc_context *ctx;
3418 uint8_t *ctx_dsd_alloced;
3419 };
3420
3421 /* Multi queue support */
3422 #define MBC_INITIALIZE_MULTIQ 0x1f
3423 #define QLA_QUE_PAGE 0X1000
3424 #define QLA_MQ_SIZE 32
3425 #define QLA_MAX_QUEUES 256
3426 #define ISP_QUE_REG(ha, id) \
3427 ((ha->mqenable || IS_QLA83XX(ha) || \
3428 IS_QLA27XX(ha) || IS_QLA28XX(ha)) ? \
3429 ((void __iomem *)ha->mqiobase + (QLA_QUE_PAGE * id)) :\
3430 ((void __iomem *)ha->iobase))
3431 #define QLA_REQ_QUE_ID(tag) \
3432 ((tag < QLA_MAX_QUEUES && tag > 0) ? tag : 0)
3433 #define QLA_DEFAULT_QUE_QOS 5
3434 #define QLA_PRECONFIG_VPORTS 32
3435 #define QLA_MAX_VPORTS_QLA24XX 128
3436 #define QLA_MAX_VPORTS_QLA25XX 256
3437
3438 struct qla_tgt_counters {
3439 uint64_t qla_core_sbt_cmd;
3440 uint64_t core_qla_que_buf;
3441 uint64_t qla_core_ret_ctio;
3442 uint64_t core_qla_snd_status;
3443 uint64_t qla_core_ret_sta_ctio;
3444 uint64_t core_qla_free_cmd;
3445 uint64_t num_q_full_sent;
3446 uint64_t num_alloc_iocb_failed;
3447 uint64_t num_term_xchg_sent;
3448 };
3449
3450 struct qla_qpair;
3451
3452 /* Response queue data structure */
3453 struct rsp_que {
3454 dma_addr_t dma;
3455 response_t *ring;
3456 response_t *ring_ptr;
3457 uint32_t __iomem *rsp_q_in; /* FWI2-capable only. */
3458 uint32_t __iomem *rsp_q_out;
3459 uint16_t ring_index;
3460 uint16_t out_ptr;
3461 uint16_t *in_ptr; /* queue shadow in index */
3462 uint16_t length;
3463 uint16_t options;
3464 uint16_t rid;
3465 uint16_t id;
3466 uint16_t vp_idx;
3467 struct qla_hw_data *hw;
3468 struct qla_msix_entry *msix;
3469 struct req_que *req;
3470 srb_t *status_srb; /* status continuation entry */
3471 struct qla_qpair *qpair;
3472
3473 dma_addr_t dma_fx00;
3474 response_t *ring_fx00;
3475 uint16_t length_fx00;
3476 uint8_t rsp_pkt[REQUEST_ENTRY_SIZE];
3477 };
3478
3479 /* Request queue data structure */
3480 struct req_que {
3481 dma_addr_t dma;
3482 request_t *ring;
3483 request_t *ring_ptr;
3484 uint32_t __iomem *req_q_in; /* FWI2-capable only. */
3485 uint32_t __iomem *req_q_out;
3486 uint16_t ring_index;
3487 uint16_t in_ptr;
3488 uint16_t *out_ptr; /* queue shadow out index */
3489 uint16_t cnt;
3490 uint16_t length;
3491 uint16_t options;
3492 uint16_t rid;
3493 uint16_t id;
3494 uint16_t qos;
3495 uint16_t vp_idx;
3496 struct rsp_que *rsp;
3497 srb_t **outstanding_cmds;
3498 uint32_t current_outstanding_cmd;
3499 uint16_t num_outstanding_cmds;
3500 int max_q_depth;
3501
3502 dma_addr_t dma_fx00;
3503 request_t *ring_fx00;
3504 uint16_t length_fx00;
3505 uint8_t req_pkt[REQUEST_ENTRY_SIZE];
3506 };
3507
3508 /*Queue pair data structure */
3509 struct qla_qpair {
3510 spinlock_t qp_lock;
3511 atomic_t ref_count;
3512 uint32_t lun_cnt;
3513 /*
3514 * For qpair 0, qp_lock_ptr will point at hardware_lock due to
3515 * legacy code. For other Qpair(s), it will point at qp_lock.
3516 */
3517 spinlock_t *qp_lock_ptr;
3518 struct scsi_qla_host *vha;
3519 u32 chip_reset;
3520
3521 /* distill these fields down to 'online=0/1'
3522 * ha->flags.eeh_busy
3523 * ha->flags.pci_channel_io_perm_failure
3524 * base_vha->loop_state
3525 */
3526 uint32_t online:1;
3527 /* move vha->flags.difdix_supported here */
3528 uint32_t difdix_supported:1;
3529 uint32_t delete_in_progress:1;
3530 uint32_t fw_started:1;
3531 uint32_t enable_class_2:1;
3532 uint32_t enable_explicit_conf:1;
3533 uint32_t use_shadow_reg:1;
3534
3535 uint16_t id; /* qp number used with FW */
3536 uint16_t vp_idx; /* vport ID */
3537 mempool_t *srb_mempool;
3538
3539 struct pci_dev *pdev;
3540 void (*reqq_start_iocbs)(struct qla_qpair *);
3541
3542 /* to do: New driver: move queues to here instead of pointers */
3543 struct req_que *req;
3544 struct rsp_que *rsp;
3545 struct atio_que *atio;
3546 struct qla_msix_entry *msix; /* point to &ha->msix_entries[x] */
3547 struct qla_hw_data *hw;
3548 struct work_struct q_work;
3549 struct list_head qp_list_elem; /* vha->qp_list */
3550 struct list_head hints_list;
3551 uint16_t cpuid;
3552 uint16_t retry_term_cnt;
3553 uint32_t retry_term_exchg_addr;
3554 uint64_t retry_term_jiff;
3555 struct qla_tgt_counters tgt_counters;
3556 };
3557
3558 /* Place holder for FW buffer parameters */
3559 struct qlfc_fw {
3560 void *fw_buf;
3561 dma_addr_t fw_dma;
3562 uint32_t len;
3563 };
3564
3565 struct rdp_req_payload {
3566 uint32_t els_request;
3567 uint32_t desc_list_len;
3568
3569 /* NPIV descriptor */
3570 struct {
3571 uint32_t desc_tag;
3572 uint32_t desc_len;
3573 uint8_t reserved;
3574 uint8_t nport_id[3];
3575 } npiv_desc;
3576 };
3577
3578 struct rdp_rsp_payload {
3579 struct {
3580 uint32_t cmd;
3581 uint32_t len;
3582 } hdr;
3583
3584 /* LS Request Info descriptor */
3585 struct {
3586 uint32_t desc_tag;
3587 uint32_t desc_len;
3588 uint32_t req_payload_word_0;
3589 } ls_req_info_desc;
3590
3591 /* LS Request Info descriptor */
3592 struct {
3593 uint32_t desc_tag;
3594 uint32_t desc_len;
3595 uint32_t req_payload_word_0;
3596 } ls_req_info_desc2;
3597
3598 /* SFP diagnostic param descriptor */
3599 struct {
3600 uint32_t desc_tag;
3601 uint32_t desc_len;
3602 uint16_t temperature;
3603 uint16_t vcc;
3604 uint16_t tx_bias;
3605 uint16_t tx_power;
3606 uint16_t rx_power;
3607 uint16_t sfp_flags;
3608 } sfp_diag_desc;
3609
3610 /* Port Speed Descriptor */
3611 struct {
3612 uint32_t desc_tag;
3613 uint32_t desc_len;
3614 uint16_t speed_capab;
3615 uint16_t operating_speed;
3616 } port_speed_desc;
3617
3618 /* Link Error Status Descriptor */
3619 struct {
3620 uint32_t desc_tag;
3621 uint32_t desc_len;
3622 uint32_t link_fail_cnt;
3623 uint32_t loss_sync_cnt;
3624 uint32_t loss_sig_cnt;
3625 uint32_t prim_seq_err_cnt;
3626 uint32_t inval_xmit_word_cnt;
3627 uint32_t inval_crc_cnt;
3628 uint8_t pn_port_phy_type;
3629 uint8_t reserved[3];
3630 } ls_err_desc;
3631
3632 /* Port name description with diag param */
3633 struct {
3634 uint32_t desc_tag;
3635 uint32_t desc_len;
3636 uint8_t WWNN[WWN_SIZE];
3637 uint8_t WWPN[WWN_SIZE];
3638 } port_name_diag_desc;
3639
3640 /* Port Name desc for Direct attached Fx_Port or Nx_Port */
3641 struct {
3642 uint32_t desc_tag;
3643 uint32_t desc_len;
3644 uint8_t WWNN[WWN_SIZE];
3645 uint8_t WWPN[WWN_SIZE];
3646 } port_name_direct_desc;
3647
3648 /* Buffer Credit descriptor */
3649 struct {
3650 uint32_t desc_tag;
3651 uint32_t desc_len;
3652 uint32_t fcport_b2b;
3653 uint32_t attached_fcport_b2b;
3654 uint32_t fcport_rtt;
3655 } buffer_credit_desc;
3656
3657 /* Optical Element Data Descriptor */
3658 struct {
3659 uint32_t desc_tag;
3660 uint32_t desc_len;
3661 uint16_t high_alarm;
3662 uint16_t low_alarm;
3663 uint16_t high_warn;
3664 uint16_t low_warn;
3665 uint32_t element_flags;
3666 } optical_elmt_desc[5];
3667
3668 /* Optical Product Data Descriptor */
3669 struct {
3670 uint32_t desc_tag;
3671 uint32_t desc_len;
3672 uint8_t vendor_name[16];
3673 uint8_t part_number[16];
3674 uint8_t serial_number[16];
3675 uint8_t revision[4];
3676 uint8_t date[8];
3677 } optical_prod_desc;
3678 };
3679
3680 #define RDP_DESC_LEN(obj) \
3681 (sizeof(obj) - sizeof((obj).desc_tag) - sizeof((obj).desc_len))
3682
3683 #define RDP_PORT_SPEED_1GB BIT_15
3684 #define RDP_PORT_SPEED_2GB BIT_14
3685 #define RDP_PORT_SPEED_4GB BIT_13
3686 #define RDP_PORT_SPEED_10GB BIT_12
3687 #define RDP_PORT_SPEED_8GB BIT_11
3688 #define RDP_PORT_SPEED_16GB BIT_10
3689 #define RDP_PORT_SPEED_32GB BIT_9
3690 #define RDP_PORT_SPEED_64GB BIT_8
3691 #define RDP_PORT_SPEED_UNKNOWN BIT_0
3692
3693 struct scsi_qlt_host {
3694 void *target_lport_ptr;
3695 struct mutex tgt_mutex;
3696 struct mutex tgt_host_action_mutex;
3697 struct qla_tgt *qla_tgt;
3698 };
3699
3700 struct qlt_hw_data {
3701 /* Protected by hw lock */
3702 uint32_t node_name_set:1;
3703
3704 dma_addr_t atio_dma; /* Physical address. */
3705 struct atio *atio_ring; /* Base virtual address */
3706 struct atio *atio_ring_ptr; /* Current address. */
3707 uint16_t atio_ring_index; /* Current index. */
3708 uint16_t atio_q_length;
3709 uint32_t __iomem *atio_q_in;
3710 uint32_t __iomem *atio_q_out;
3711
3712 struct qla_tgt_func_tmpl *tgt_ops;
3713 struct qla_tgt_vp_map *tgt_vp_map;
3714
3715 int saved_set;
3716 uint16_t saved_exchange_count;
3717 uint32_t saved_firmware_options_1;
3718 uint32_t saved_firmware_options_2;
3719 uint32_t saved_firmware_options_3;
3720 uint8_t saved_firmware_options[2];
3721 uint8_t saved_add_firmware_options[2];
3722
3723 uint8_t tgt_node_name[WWN_SIZE];
3724
3725 struct dentry *dfs_tgt_sess;
3726 struct dentry *dfs_tgt_port_database;
3727 struct dentry *dfs_naqp;
3728
3729 struct list_head q_full_list;
3730 uint32_t num_pend_cmds;
3731 uint32_t num_qfull_cmds_alloc;
3732 uint32_t num_qfull_cmds_dropped;
3733 spinlock_t q_full_lock;
3734 uint32_t leak_exchg_thresh_hold;
3735 spinlock_t sess_lock;
3736 int num_act_qpairs;
3737 #define DEFAULT_NAQP 2
3738 spinlock_t atio_lock ____cacheline_aligned;
3739 struct btree_head32 host_map;
3740 };
3741
3742 #define MAX_QFULL_CMDS_ALLOC 8192
3743 #define Q_FULL_THRESH_HOLD_PERCENT 90
3744 #define Q_FULL_THRESH_HOLD(ha) \
3745 ((ha->cur_fw_xcb_count/100) * Q_FULL_THRESH_HOLD_PERCENT)
3746
3747 #define LEAK_EXCHG_THRESH_HOLD_PERCENT 75 /* 75 percent */
3748
3749 /*
3750 * Qlogic host adapter specific data structure.
3751 */
3752 struct qla_hw_data {
3753 struct pci_dev *pdev;
3754 /* SRB cache. */
3755 #define SRB_MIN_REQ 128
3756 mempool_t *srb_mempool;
3757
3758 volatile struct {
3759 uint32_t mbox_int :1;
3760 uint32_t mbox_busy :1;
3761 uint32_t disable_risc_code_load :1;
3762 uint32_t enable_64bit_addressing :1;
3763 uint32_t enable_lip_reset :1;
3764 uint32_t enable_target_reset :1;
3765 uint32_t enable_lip_full_login :1;
3766 uint32_t enable_led_scheme :1;
3767
3768 uint32_t msi_enabled :1;
3769 uint32_t msix_enabled :1;
3770 uint32_t disable_serdes :1;
3771 uint32_t gpsc_supported :1;
3772 uint32_t npiv_supported :1;
3773 uint32_t pci_channel_io_perm_failure :1;
3774 uint32_t fce_enabled :1;
3775 uint32_t fac_supported :1;
3776
3777 uint32_t chip_reset_done :1;
3778 uint32_t running_gold_fw :1;
3779 uint32_t eeh_busy :1;
3780 uint32_t disable_msix_handshake :1;
3781 uint32_t fcp_prio_enabled :1;
3782 uint32_t isp82xx_fw_hung:1;
3783 uint32_t nic_core_hung:1;
3784
3785 uint32_t quiesce_owner:1;
3786 uint32_t nic_core_reset_hdlr_active:1;
3787 uint32_t nic_core_reset_owner:1;
3788 uint32_t isp82xx_no_md_cap:1;
3789 uint32_t host_shutting_down:1;
3790 uint32_t idc_compl_status:1;
3791 uint32_t mr_reset_hdlr_active:1;
3792 uint32_t mr_intr_valid:1;
3793
3794 uint32_t dport_enabled:1;
3795 uint32_t fawwpn_enabled:1;
3796 uint32_t exlogins_enabled:1;
3797 uint32_t exchoffld_enabled:1;
3798
3799 uint32_t lip_ae:1;
3800 uint32_t n2n_ae:1;
3801 uint32_t fw_started:1;
3802 uint32_t fw_init_done:1;
3803
3804 uint32_t detected_lr_sfp:1;
3805 uint32_t using_lr_setting:1;
3806 uint32_t rida_fmt2:1;
3807 uint32_t purge_mbox:1;
3808 uint32_t n2n_bigger:1;
3809 uint32_t secure_adapter:1;
3810 uint32_t secure_fw:1;
3811 } flags;
3812
3813 uint16_t max_exchg;
3814 uint16_t long_range_distance; /* 32G & above */
3815 #define LR_DISTANCE_5K 1
3816 #define LR_DISTANCE_10K 0
3817
3818 /* This spinlock is used to protect "io transactions", you must
3819 * acquire it before doing any IO to the card, eg with RD_REG*() and
3820 * WRT_REG*() for the duration of your entire commandtransaction.
3821 *
3822 * This spinlock is of lower priority than the io request lock.
3823 */
3824
3825 spinlock_t hardware_lock ____cacheline_aligned;
3826 int bars;
3827 int mem_only;
3828 device_reg_t *iobase; /* Base I/O address */
3829 resource_size_t pio_address;
3830
3831 #define MIN_IOBASE_LEN 0x100
3832 dma_addr_t bar0_hdl;
3833
3834 void __iomem *cregbase;
3835 dma_addr_t bar2_hdl;
3836 #define BAR0_LEN_FX00 (1024 * 1024)
3837 #define BAR2_LEN_FX00 (128 * 1024)
3838
3839 uint32_t rqstq_intr_code;
3840 uint32_t mbx_intr_code;
3841 uint32_t req_que_len;
3842 uint32_t rsp_que_len;
3843 uint32_t req_que_off;
3844 uint32_t rsp_que_off;
3845
3846 /* Multi queue data structs */
3847 device_reg_t *mqiobase;
3848 device_reg_t *msixbase;
3849 uint16_t msix_count;
3850 uint8_t mqenable;
3851 struct req_que **req_q_map;
3852 struct rsp_que **rsp_q_map;
3853 struct qla_qpair **queue_pair_map;
3854 unsigned long req_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
3855 unsigned long rsp_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
3856 unsigned long qpair_qid_map[(QLA_MAX_QUEUES / 8)
3857 / sizeof(unsigned long)];
3858 uint8_t max_req_queues;
3859 uint8_t max_rsp_queues;
3860 uint8_t max_qpairs;
3861 uint8_t num_qpairs;
3862 struct qla_qpair *base_qpair;
3863 struct qla_npiv_entry *npiv_info;
3864 uint16_t nvram_npiv_size;
3865
3866 uint16_t switch_cap;
3867 #define FLOGI_SEQ_DEL BIT_8
3868 #define FLOGI_MID_SUPPORT BIT_10
3869 #define FLOGI_VSAN_SUPPORT BIT_12
3870 #define FLOGI_SP_SUPPORT BIT_13
3871
3872 uint8_t port_no; /* Physical port of adapter */
3873 uint8_t exch_starvation;
3874
3875 /* Timeout timers. */
3876 uint8_t loop_down_abort_time; /* port down timer */
3877 atomic_t loop_down_timer; /* loop down timer */
3878 uint8_t link_down_timeout; /* link down timeout */
3879 uint16_t max_loop_id;
3880 uint16_t max_fibre_devices; /* Maximum number of targets */
3881
3882 uint16_t fb_rev;
3883 uint16_t min_external_loopid; /* First external loop Id */
3884
3885 #define PORT_SPEED_UNKNOWN 0xFFFF
3886 #define PORT_SPEED_1GB 0x00
3887 #define PORT_SPEED_2GB 0x01
3888 #define PORT_SPEED_AUTO 0x02
3889 #define PORT_SPEED_4GB 0x03
3890 #define PORT_SPEED_8GB 0x04
3891 #define PORT_SPEED_16GB 0x05
3892 #define PORT_SPEED_32GB 0x06
3893 #define PORT_SPEED_64GB 0x07
3894 #define PORT_SPEED_10GB 0x13
3895 uint16_t link_data_rate; /* F/W operating speed */
3896 uint16_t set_data_rate; /* Set by user */
3897
3898 uint8_t current_topology;
3899 uint8_t prev_topology;
3900 #define ISP_CFG_NL 1
3901 #define ISP_CFG_N 2
3902 #define ISP_CFG_FL 4
3903 #define ISP_CFG_F 8
3904
3905 uint8_t operating_mode; /* F/W operating mode */
3906 #define LOOP 0
3907 #define P2P 1
3908 #define LOOP_P2P 2
3909 #define P2P_LOOP 3
3910 uint8_t interrupts_on;
3911 uint32_t isp_abort_cnt;
3912 #define PCI_DEVICE_ID_QLOGIC_ISP2532 0x2532
3913 #define PCI_DEVICE_ID_QLOGIC_ISP8432 0x8432
3914 #define PCI_DEVICE_ID_QLOGIC_ISP8001 0x8001
3915 #define PCI_DEVICE_ID_QLOGIC_ISP8031 0x8031
3916 #define PCI_DEVICE_ID_QLOGIC_ISP2031 0x2031
3917 #define PCI_DEVICE_ID_QLOGIC_ISP2071 0x2071
3918 #define PCI_DEVICE_ID_QLOGIC_ISP2271 0x2271
3919 #define PCI_DEVICE_ID_QLOGIC_ISP2261 0x2261
3920 #define PCI_DEVICE_ID_QLOGIC_ISP2061 0x2061
3921 #define PCI_DEVICE_ID_QLOGIC_ISP2081 0x2081
3922 #define PCI_DEVICE_ID_QLOGIC_ISP2089 0x2089
3923 #define PCI_DEVICE_ID_QLOGIC_ISP2281 0x2281
3924 #define PCI_DEVICE_ID_QLOGIC_ISP2289 0x2289
3925
3926 uint32_t isp_type;
3927 #define DT_ISP2100 BIT_0
3928 #define DT_ISP2200 BIT_1
3929 #define DT_ISP2300 BIT_2
3930 #define DT_ISP2312 BIT_3
3931 #define DT_ISP2322 BIT_4
3932 #define DT_ISP6312 BIT_5
3933 #define DT_ISP6322 BIT_6
3934 #define DT_ISP2422 BIT_7
3935 #define DT_ISP2432 BIT_8
3936 #define DT_ISP5422 BIT_9
3937 #define DT_ISP5432 BIT_10
3938 #define DT_ISP2532 BIT_11
3939 #define DT_ISP8432 BIT_12
3940 #define DT_ISP8001 BIT_13
3941 #define DT_ISP8021 BIT_14
3942 #define DT_ISP2031 BIT_15
3943 #define DT_ISP8031 BIT_16
3944 #define DT_ISPFX00 BIT_17
3945 #define DT_ISP8044 BIT_18
3946 #define DT_ISP2071 BIT_19
3947 #define DT_ISP2271 BIT_20
3948 #define DT_ISP2261 BIT_21
3949 #define DT_ISP2061 BIT_22
3950 #define DT_ISP2081 BIT_23
3951 #define DT_ISP2089 BIT_24
3952 #define DT_ISP2281 BIT_25
3953 #define DT_ISP2289 BIT_26
3954 #define DT_ISP_LAST (DT_ISP2289 << 1)
3955
3956 uint32_t device_type;
3957 #define DT_T10_PI BIT_25
3958 #define DT_IIDMA BIT_26
3959 #define DT_FWI2 BIT_27
3960 #define DT_ZIO_SUPPORTED BIT_28
3961 #define DT_OEM_001 BIT_29
3962 #define DT_ISP2200A BIT_30
3963 #define DT_EXTENDED_IDS BIT_31
3964
3965 #define DT_MASK(ha) ((ha)->isp_type & (DT_ISP_LAST - 1))
3966 #define IS_QLA2100(ha) (DT_MASK(ha) & DT_ISP2100)
3967 #define IS_QLA2200(ha) (DT_MASK(ha) & DT_ISP2200)
3968 #define IS_QLA2300(ha) (DT_MASK(ha) & DT_ISP2300)
3969 #define IS_QLA2312(ha) (DT_MASK(ha) & DT_ISP2312)
3970 #define IS_QLA2322(ha) (DT_MASK(ha) & DT_ISP2322)
3971 #define IS_QLA6312(ha) (DT_MASK(ha) & DT_ISP6312)
3972 #define IS_QLA6322(ha) (DT_MASK(ha) & DT_ISP6322)
3973 #define IS_QLA2422(ha) (DT_MASK(ha) & DT_ISP2422)
3974 #define IS_QLA2432(ha) (DT_MASK(ha) & DT_ISP2432)
3975 #define IS_QLA5422(ha) (DT_MASK(ha) & DT_ISP5422)
3976 #define IS_QLA5432(ha) (DT_MASK(ha) & DT_ISP5432)
3977 #define IS_QLA2532(ha) (DT_MASK(ha) & DT_ISP2532)
3978 #define IS_QLA8432(ha) (DT_MASK(ha) & DT_ISP8432)
3979 #define IS_QLA8001(ha) (DT_MASK(ha) & DT_ISP8001)
3980 #define IS_QLA81XX(ha) (IS_QLA8001(ha))
3981 #define IS_QLA82XX(ha) (DT_MASK(ha) & DT_ISP8021)
3982 #define IS_QLA8044(ha) (DT_MASK(ha) & DT_ISP8044)
3983 #define IS_QLA2031(ha) (DT_MASK(ha) & DT_ISP2031)
3984 #define IS_QLA8031(ha) (DT_MASK(ha) & DT_ISP8031)
3985 #define IS_QLAFX00(ha) (DT_MASK(ha) & DT_ISPFX00)
3986 #define IS_QLA2071(ha) (DT_MASK(ha) & DT_ISP2071)
3987 #define IS_QLA2271(ha) (DT_MASK(ha) & DT_ISP2271)
3988 #define IS_QLA2261(ha) (DT_MASK(ha) & DT_ISP2261)
3989 #define IS_QLA2081(ha) (DT_MASK(ha) & DT_ISP2081)
3990 #define IS_QLA2281(ha) (DT_MASK(ha) & DT_ISP2281)
3991
3992 #define IS_QLA23XX(ha) (IS_QLA2300(ha) || IS_QLA2312(ha) || IS_QLA2322(ha) || \
3993 IS_QLA6312(ha) || IS_QLA6322(ha))
3994 #define IS_QLA24XX(ha) (IS_QLA2422(ha) || IS_QLA2432(ha))
3995 #define IS_QLA54XX(ha) (IS_QLA5422(ha) || IS_QLA5432(ha))
3996 #define IS_QLA25XX(ha) (IS_QLA2532(ha))
3997 #define IS_QLA83XX(ha) (IS_QLA2031(ha) || IS_QLA8031(ha))
3998 #define IS_QLA84XX(ha) (IS_QLA8432(ha))
3999 #define IS_QLA27XX(ha) (IS_QLA2071(ha) || IS_QLA2271(ha) || IS_QLA2261(ha))
4000 #define IS_QLA28XX(ha) (IS_QLA2081(ha) || IS_QLA2281(ha))
4001 #define IS_QLA24XX_TYPE(ha) (IS_QLA24XX(ha) || IS_QLA54XX(ha) || \
4002 IS_QLA84XX(ha))
4003 #define IS_CNA_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA82XX(ha) || \
4004 IS_QLA8031(ha) || IS_QLA8044(ha))
4005 #define IS_P3P_TYPE(ha) (IS_QLA82XX(ha) || IS_QLA8044(ha))
4006 #define IS_QLA2XXX_MIDTYPE(ha) (IS_QLA24XX(ha) || IS_QLA84XX(ha) || \
4007 IS_QLA25XX(ha) || IS_QLA81XX(ha) || \
4008 IS_QLA82XX(ha) || IS_QLA83XX(ha) || \
4009 IS_QLA8044(ha) || IS_QLA27XX(ha) || \
4010 IS_QLA28XX(ha))
4011 #define IS_MSIX_NACK_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \
4012 IS_QLA27XX(ha) || IS_QLA28XX(ha))
4013 #define IS_NOPOLLING_TYPE(ha) (IS_QLA81XX(ha) && (ha)->flags.msix_enabled)
4014 #define IS_FAC_REQUIRED(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \
4015 IS_QLA27XX(ha) || IS_QLA28XX(ha))
4016 #define IS_NOCACHE_VPD_TYPE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha) || \
4017 IS_QLA27XX(ha) || IS_QLA28XX(ha))
4018 #define IS_ALOGIO_CAPABLE(ha) (IS_QLA23XX(ha) || IS_FWI2_CAPABLE(ha))
4019
4020 #define IS_T10_PI_CAPABLE(ha) ((ha)->device_type & DT_T10_PI)
4021 #define IS_IIDMA_CAPABLE(ha) ((ha)->device_type & DT_IIDMA)
4022 #define IS_FWI2_CAPABLE(ha) ((ha)->device_type & DT_FWI2)
4023 #define IS_ZIO_SUPPORTED(ha) ((ha)->device_type & DT_ZIO_SUPPORTED)
4024 #define IS_OEM_001(ha) ((ha)->device_type & DT_OEM_001)
4025 #define HAS_EXTENDED_IDS(ha) ((ha)->device_type & DT_EXTENDED_IDS)
4026 #define IS_CT6_SUPPORTED(ha) ((ha)->device_type & DT_CT6_SUPPORTED)
4027 #define IS_MQUE_CAPABLE(ha) ((ha)->mqenable || IS_QLA83XX(ha) || \
4028 IS_QLA27XX(ha) || IS_QLA28XX(ha))
4029 #define IS_BIDI_CAPABLE(ha) \
4030 (IS_QLA25XX(ha) || IS_QLA2031(ha) || IS_QLA27XX(ha) || IS_QLA28XX(ha))
4031 /* Bit 21 of fw_attributes decides the MCTP capabilities */
4032 #define IS_MCTP_CAPABLE(ha) (IS_QLA2031(ha) && \
4033 ((ha)->fw_attributes_ext[0] & BIT_0))
4034 #define IS_PI_UNINIT_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha))
4035 #define IS_PI_IPGUARD_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha))
4036 #define IS_PI_DIFB_DIX0_CAPABLE(ha) (0)
4037 #define IS_PI_SPLIT_DET_CAPABLE_HBA(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha) || \
4038 IS_QLA28XX(ha))
4039 #define IS_PI_SPLIT_DET_CAPABLE(ha) (IS_PI_SPLIT_DET_CAPABLE_HBA(ha) && \
4040 (((ha)->fw_attributes_h << 16 | (ha)->fw_attributes) & BIT_22))
4041 #define IS_ATIO_MSIX_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha) || \
4042 IS_QLA28XX(ha))
4043 #define IS_TGT_MODE_CAPABLE(ha) (ha->tgt.atio_q_length)
4044 #define IS_SHADOW_REG_CAPABLE(ha) (IS_QLA27XX(ha) || IS_QLA28XX(ha))
4045 #define IS_DPORT_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha) || \
4046 IS_QLA28XX(ha))
4047 #define IS_FAWWN_CAPABLE(ha) (IS_QLA83XX(ha) || IS_QLA27XX(ha) || \
4048 IS_QLA28XX(ha))
4049 #define IS_EXCHG_OFFLD_CAPABLE(ha) \
4050 (IS_QLA81XX(ha) || IS_QLA83XX(ha) || IS_QLA27XX(ha) || IS_QLA28XX(ha))
4051 #define IS_EXLOGIN_OFFLD_CAPABLE(ha) \
4052 (IS_QLA25XX(ha) || IS_QLA81XX(ha) || IS_QLA83XX(ha) || \
4053 IS_QLA27XX(ha) || IS_QLA28XX(ha))
4054 #define USE_ASYNC_SCAN(ha) (IS_QLA25XX(ha) || IS_QLA81XX(ha) ||\
4055 IS_QLA83XX(ha) || IS_QLA27XX(ha) || IS_QLA28XX(ha))
4056
4057 /* HBA serial number */
4058 uint8_t serial0;
4059 uint8_t serial1;
4060 uint8_t serial2;
4061
4062 /* NVRAM configuration data */
4063 #define MAX_NVRAM_SIZE 4096
4064 #define VPD_OFFSET (MAX_NVRAM_SIZE / 2)
4065 uint16_t nvram_size;
4066 uint16_t nvram_base;
4067 void *nvram;
4068 uint16_t vpd_size;
4069 uint16_t vpd_base;
4070 void *vpd;
4071
4072 uint16_t loop_reset_delay;
4073 uint8_t retry_count;
4074 uint8_t login_timeout;
4075 uint16_t r_a_tov;
4076 int port_down_retry_count;
4077 uint8_t mbx_count;
4078 uint8_t aen_mbx_count;
4079 atomic_t num_pend_mbx_stage1;
4080 atomic_t num_pend_mbx_stage2;
4081 atomic_t num_pend_mbx_stage3;
4082 uint16_t frame_payload_size;
4083
4084 uint32_t login_retry_count;
4085 /* SNS command interfaces. */
4086 ms_iocb_entry_t *ms_iocb;
4087 dma_addr_t ms_iocb_dma;
4088 struct ct_sns_pkt *ct_sns;
4089 dma_addr_t ct_sns_dma;
4090 /* SNS command interfaces for 2200. */
4091 struct sns_cmd_pkt *sns_cmd;
4092 dma_addr_t sns_cmd_dma;
4093
4094 #define SFP_DEV_SIZE 512
4095 #define SFP_BLOCK_SIZE 64
4096 #define SFP_RTDI_LEN SFP_BLOCK_SIZE
4097
4098 void *sfp_data;
4099 dma_addr_t sfp_data_dma;
4100
4101 struct qla_flt_header *flt;
4102 dma_addr_t flt_dma;
4103
4104 #define XGMAC_DATA_SIZE 4096
4105 void *xgmac_data;
4106 dma_addr_t xgmac_data_dma;
4107
4108 #define DCBX_TLV_DATA_SIZE 4096
4109 void *dcbx_tlv;
4110 dma_addr_t dcbx_tlv_dma;
4111
4112 struct task_struct *dpc_thread;
4113 uint8_t dpc_active; /* DPC routine is active */
4114
4115 dma_addr_t gid_list_dma;
4116 struct gid_list_info *gid_list;
4117 int gid_list_info_size;
4118
4119 /* Small DMA pool allocations -- maximum 256 bytes in length. */
4120 #define DMA_POOL_SIZE 256
4121 struct dma_pool *s_dma_pool;
4122
4123 dma_addr_t init_cb_dma;
4124 init_cb_t *init_cb;
4125 int init_cb_size;
4126 dma_addr_t ex_init_cb_dma;
4127 struct ex_init_cb_81xx *ex_init_cb;
4128
4129 void *async_pd;
4130 dma_addr_t async_pd_dma;
4131
4132 #define ENABLE_EXTENDED_LOGIN BIT_7
4133
4134 /* Extended Logins */
4135 void *exlogin_buf;
4136 dma_addr_t exlogin_buf_dma;
4137 int exlogin_size;
4138
4139 #define ENABLE_EXCHANGE_OFFLD BIT_2
4140
4141 /* Exchange Offload */
4142 void *exchoffld_buf;
4143 dma_addr_t exchoffld_buf_dma;
4144 int exchoffld_size;
4145 int exchoffld_count;
4146
4147 /* n2n */
4148 struct els_plogi_payload plogi_els_payld;
4149
4150 void *swl;
4151
4152 /* These are used by mailbox operations. */
4153 uint16_t mailbox_out[MAILBOX_REGISTER_COUNT];
4154 uint32_t mailbox_out32[MAILBOX_REGISTER_COUNT];
4155 uint32_t aenmb[AEN_MAILBOX_REGISTER_COUNT_FX00];
4156
4157 mbx_cmd_t *mcp;
4158 struct mbx_cmd_32 *mcp32;
4159
4160 unsigned long mbx_cmd_flags;
4161 #define MBX_INTERRUPT 1
4162 #define MBX_INTR_WAIT 2
4163 #define MBX_UPDATE_FLASH_ACTIVE 3
4164
4165 struct mutex vport_lock; /* Virtual port synchronization */
4166 spinlock_t vport_slock; /* order is hardware_lock, then vport_slock */
4167 struct mutex mq_lock; /* multi-queue synchronization */
4168 struct completion mbx_cmd_comp; /* Serialize mbx access */
4169 struct completion mbx_intr_comp; /* Used for completion notification */
4170 struct completion dcbx_comp; /* For set port config notification */
4171 struct completion lb_portup_comp; /* Used to wait for link up during
4172 * loopback */
4173 #define DCBX_COMP_TIMEOUT 20
4174 #define LB_PORTUP_COMP_TIMEOUT 10
4175
4176 int notify_dcbx_comp;
4177 int notify_lb_portup_comp;
4178 struct mutex selflogin_lock;
4179
4180 /* Basic firmware related information. */
4181 uint16_t fw_major_version;
4182 uint16_t fw_minor_version;
4183 uint16_t fw_subminor_version;
4184 uint16_t fw_attributes;
4185 uint16_t fw_attributes_h;
4186 #define FW_ATTR_H_NVME_FBURST BIT_1
4187 #define FW_ATTR_H_NVME BIT_10
4188 #define FW_ATTR_H_NVME_UPDATED BIT_14
4189
4190 uint16_t fw_attributes_ext[2];
4191 uint32_t fw_memory_size;
4192 uint32_t fw_transfer_size;
4193 uint32_t fw_srisc_address;
4194 #define RISC_START_ADDRESS_2100 0x1000
4195 #define RISC_START_ADDRESS_2300 0x800
4196 #define RISC_START_ADDRESS_2400 0x100000
4197
4198 uint16_t orig_fw_tgt_xcb_count;
4199 uint16_t cur_fw_tgt_xcb_count;
4200 uint16_t orig_fw_xcb_count;
4201 uint16_t cur_fw_xcb_count;
4202 uint16_t orig_fw_iocb_count;
4203 uint16_t cur_fw_iocb_count;
4204 uint16_t fw_max_fcf_count;
4205
4206 uint32_t fw_shared_ram_start;
4207 uint32_t fw_shared_ram_end;
4208 uint32_t fw_ddr_ram_start;
4209 uint32_t fw_ddr_ram_end;
4210
4211 uint16_t fw_options[16]; /* slots: 1,2,3,10,11 */
4212 uint8_t fw_seriallink_options[4];
4213 uint16_t fw_seriallink_options24[4];
4214
4215 uint8_t serdes_version[3];
4216 uint8_t mpi_version[3];
4217 uint32_t mpi_capabilities;
4218 uint8_t phy_version[3];
4219 uint8_t pep_version[3];
4220
4221 /* Firmware dump template */
4222 struct fwdt {
4223 void *template;
4224 ulong length;
4225 ulong dump_size;
4226 } fwdt[2];
4227 struct qla2xxx_fw_dump *fw_dump;
4228 uint32_t fw_dump_len;
4229 u32 fw_dump_alloc_len;
4230 bool fw_dumped;
4231 bool fw_dump_mpi;
4232 unsigned long fw_dump_cap_flags;
4233 #define RISC_PAUSE_CMPL 0
4234 #define DMA_SHUTDOWN_CMPL 1
4235 #define ISP_RESET_CMPL 2
4236 #define RISC_RDY_AFT_RESET 3
4237 #define RISC_SRAM_DUMP_CMPL 4
4238 #define RISC_EXT_MEM_DUMP_CMPL 5
4239 #define ISP_MBX_RDY 6
4240 #define ISP_SOFT_RESET_CMPL 7
4241 int fw_dump_reading;
4242 int prev_minidump_failed;
4243 dma_addr_t eft_dma;
4244 void *eft;
4245 /* Current size of mctp dump is 0x086064 bytes */
4246 #define MCTP_DUMP_SIZE 0x086064
4247 dma_addr_t mctp_dump_dma;
4248 void *mctp_dump;
4249 int mctp_dumped;
4250 int mctp_dump_reading;
4251 uint32_t chain_offset;
4252 struct dentry *dfs_dir;
4253 struct dentry *dfs_fce;
4254 struct dentry *dfs_tgt_counters;
4255 struct dentry *dfs_fw_resource_cnt;
4256
4257 dma_addr_t fce_dma;
4258 void *fce;
4259 uint32_t fce_bufs;
4260 uint16_t fce_mb[8];
4261 uint64_t fce_wr, fce_rd;
4262 struct mutex fce_mutex;
4263
4264 uint32_t pci_attr;
4265 uint16_t chip_revision;
4266
4267 uint16_t product_id[4];
4268
4269 uint8_t model_number[16+1];
4270 char model_desc[80];
4271 uint8_t adapter_id[16+1];
4272
4273 /* Option ROM information. */
4274 char *optrom_buffer;
4275 uint32_t optrom_size;
4276 int optrom_state;
4277 #define QLA_SWAITING 0
4278 #define QLA_SREADING 1
4279 #define QLA_SWRITING 2
4280 uint32_t optrom_region_start;
4281 uint32_t optrom_region_size;
4282 struct mutex optrom_mutex;
4283
4284 /* PCI expansion ROM image information. */
4285 #define ROM_CODE_TYPE_BIOS 0
4286 #define ROM_CODE_TYPE_FCODE 1
4287 #define ROM_CODE_TYPE_EFI 3
4288 uint8_t bios_revision[2];
4289 uint8_t efi_revision[2];
4290 uint8_t fcode_revision[16];
4291 uint32_t fw_revision[4];
4292
4293 uint32_t gold_fw_version[4];
4294
4295 /* Offsets for flash/nvram access (set to ~0 if not used). */
4296 uint32_t flash_conf_off;
4297 uint32_t flash_data_off;
4298 uint32_t nvram_conf_off;
4299 uint32_t nvram_data_off;
4300
4301 uint32_t fdt_wrt_disable;
4302 uint32_t fdt_wrt_enable;
4303 uint32_t fdt_erase_cmd;
4304 uint32_t fdt_block_size;
4305 uint32_t fdt_unprotect_sec_cmd;
4306 uint32_t fdt_protect_sec_cmd;
4307 uint32_t fdt_wrt_sts_reg_cmd;
4308
4309 struct {
4310 uint32_t flt_region_flt;
4311 uint32_t flt_region_fdt;
4312 uint32_t flt_region_boot;
4313 uint32_t flt_region_boot_sec;
4314 uint32_t flt_region_fw;
4315 uint32_t flt_region_fw_sec;
4316 uint32_t flt_region_vpd_nvram;
4317 uint32_t flt_region_vpd_nvram_sec;
4318 uint32_t flt_region_vpd;
4319 uint32_t flt_region_vpd_sec;
4320 uint32_t flt_region_nvram;
4321 uint32_t flt_region_nvram_sec;
4322 uint32_t flt_region_npiv_conf;
4323 uint32_t flt_region_gold_fw;
4324 uint32_t flt_region_fcp_prio;
4325 uint32_t flt_region_bootload;
4326 uint32_t flt_region_img_status_pri;
4327 uint32_t flt_region_img_status_sec;
4328 uint32_t flt_region_aux_img_status_pri;
4329 uint32_t flt_region_aux_img_status_sec;
4330 };
4331 uint8_t active_image;
4332
4333 /* Needed for BEACON */
4334 uint16_t beacon_blink_led;
4335 uint8_t beacon_color_state;
4336 #define QLA_LED_GRN_ON 0x01
4337 #define QLA_LED_YLW_ON 0x02
4338 #define QLA_LED_ABR_ON 0x04
4339 #define QLA_LED_ALL_ON 0x07 /* yellow, green, amber. */
4340 /* ISP2322: red, green, amber. */
4341 uint16_t zio_mode;
4342 uint16_t zio_timer;
4343
4344 struct qla_msix_entry *msix_entries;
4345
4346 struct list_head vp_list; /* list of VP */
4347 unsigned long vp_idx_map[(MAX_MULTI_ID_FABRIC / 8) /
4348 sizeof(unsigned long)];
4349 uint16_t num_vhosts; /* number of vports created */
4350 uint16_t num_vsans; /* number of vsan created */
4351 uint16_t max_npiv_vports; /* 63 or 125 per topoloty */
4352 int cur_vport_count;
4353
4354 struct qla_chip_state_84xx *cs84xx;
4355 struct isp_operations *isp_ops;
4356 struct workqueue_struct *wq;
4357 struct qlfc_fw fw_buf;
4358
4359 /* FCP_CMND priority support */
4360 struct qla_fcp_prio_cfg *fcp_prio_cfg;
4361
4362 struct dma_pool *dl_dma_pool;
4363 #define DSD_LIST_DMA_POOL_SIZE 512
4364
4365 struct dma_pool *fcp_cmnd_dma_pool;
4366 mempool_t *ctx_mempool;
4367 #define FCP_CMND_DMA_POOL_SIZE 512
4368
4369 void __iomem *nx_pcibase; /* Base I/O address */
4370 void __iomem *nxdb_rd_ptr; /* Doorbell read pointer */
4371 void __iomem *nxdb_wr_ptr; /* Door bell write pointer */
4372
4373 uint32_t crb_win;
4374 uint32_t curr_window;
4375 uint32_t ddr_mn_window;
4376 unsigned long mn_win_crb;
4377 unsigned long ms_win_crb;
4378 int qdr_sn_window;
4379 uint32_t fcoe_dev_init_timeout;
4380 uint32_t fcoe_reset_timeout;
4381 rwlock_t hw_lock;
4382 uint16_t portnum; /* port number */
4383 int link_width;
4384 struct fw_blob *hablob;
4385 struct qla82xx_legacy_intr_set nx_legacy_intr;
4386
4387 uint16_t gbl_dsd_inuse;
4388 uint16_t gbl_dsd_avail;
4389 struct list_head gbl_dsd_list;
4390 #define NUM_DSD_CHAIN 4096
4391
4392 uint8_t fw_type;
4393 __le32 file_prd_off; /* File firmware product offset */
4394
4395 uint32_t md_template_size;
4396 void *md_tmplt_hdr;
4397 dma_addr_t md_tmplt_hdr_dma;
4398 void *md_dump;
4399 uint32_t md_dump_size;
4400
4401 void *loop_id_map;
4402
4403 /* QLA83XX IDC specific fields */
4404 uint32_t idc_audit_ts;
4405 uint32_t idc_extend_tmo;
4406
4407 /* DPC low-priority workqueue */
4408 struct workqueue_struct *dpc_lp_wq;
4409 struct work_struct idc_aen;
4410 /* DPC high-priority workqueue */
4411 struct workqueue_struct *dpc_hp_wq;
4412 struct work_struct nic_core_reset;
4413 struct work_struct idc_state_handler;
4414 struct work_struct nic_core_unrecoverable;
4415 struct work_struct board_disable;
4416
4417 struct mr_data_fx00 mr;
4418 uint32_t chip_reset;
4419
4420 struct qlt_hw_data tgt;
4421 int allow_cna_fw_dump;
4422 uint32_t fw_ability_mask;
4423 uint16_t min_supported_speed;
4424 uint16_t max_supported_speed;
4425
4426 /* DMA pool for the DIF bundling buffers */
4427 struct dma_pool *dif_bundl_pool;
4428 #define DIF_BUNDLING_DMA_POOL_SIZE 1024
4429 struct {
4430 struct {
4431 struct list_head head;
4432 uint count;
4433 } good;
4434 struct {
4435 struct list_head head;
4436 uint count;
4437 } unusable;
4438 } pool;
4439
4440 unsigned long long dif_bundle_crossed_pages;
4441 unsigned long long dif_bundle_reads;
4442 unsigned long long dif_bundle_writes;
4443 unsigned long long dif_bundle_kallocs;
4444 unsigned long long dif_bundle_dma_allocs;
4445
4446 atomic_t nvme_active_aen_cnt;
4447 uint16_t nvme_last_rptd_aen; /* Last recorded aen count */
4448
4449 uint8_t fc4_type_priority;
4450
4451 atomic_t zio_threshold;
4452 uint16_t last_zio_threshold;
4453
4454 #define DEFAULT_ZIO_THRESHOLD 5
4455 };
4456
4457 struct active_regions {
4458 uint8_t global;
4459 struct {
4460 uint8_t board_config;
4461 uint8_t vpd_nvram;
4462 uint8_t npiv_config_0_1;
4463 uint8_t npiv_config_2_3;
4464 } aux;
4465 };
4466
4467 #define FW_ABILITY_MAX_SPEED_MASK 0xFUL
4468 #define FW_ABILITY_MAX_SPEED_16G 0x0
4469 #define FW_ABILITY_MAX_SPEED_32G 0x1
4470 #define FW_ABILITY_MAX_SPEED(ha) \
4471 (ha->fw_ability_mask & FW_ABILITY_MAX_SPEED_MASK)
4472
4473 #define QLA_GET_DATA_RATE 0
4474 #define QLA_SET_DATA_RATE_NOLR 1
4475 #define QLA_SET_DATA_RATE_LR 2 /* Set speed and initiate LR */
4476
4477 struct purex_item {
4478 struct list_head list;
4479 struct scsi_qla_host *vha;
4480 void (*process_item)(struct scsi_qla_host *vha, void *pkt);
4481 struct {
4482 uint8_t iocb[64];
4483 } iocb;
4484 };
4485
4486 /*
4487 * Qlogic scsi host structure
4488 */
4489 typedef struct scsi_qla_host {
4490 struct list_head list;
4491 struct list_head vp_fcports; /* list of fcports */
4492 struct list_head work_list;
4493 spinlock_t work_lock;
4494 struct work_struct iocb_work;
4495
4496 /* Commonly used flags and state information. */
4497 struct Scsi_Host *host;
4498 unsigned long host_no;
4499 uint8_t host_str[16];
4500
4501 volatile struct {
4502 uint32_t init_done :1;
4503 uint32_t online :1;
4504 uint32_t reset_active :1;
4505
4506 uint32_t management_server_logged_in :1;
4507 uint32_t process_response_queue :1;
4508 uint32_t difdix_supported:1;
4509 uint32_t delete_progress:1;
4510
4511 uint32_t fw_tgt_reported:1;
4512 uint32_t bbcr_enable:1;
4513 uint32_t qpairs_available:1;
4514 uint32_t qpairs_req_created:1;
4515 uint32_t qpairs_rsp_created:1;
4516 uint32_t nvme_enabled:1;
4517 uint32_t nvme_first_burst:1;
4518 } flags;
4519
4520 atomic_t loop_state;
4521 #define LOOP_TIMEOUT 1
4522 #define LOOP_DOWN 2
4523 #define LOOP_UP 3
4524 #define LOOP_UPDATE 4
4525 #define LOOP_READY 5
4526 #define LOOP_DEAD 6
4527
4528 unsigned long relogin_jif;
4529 unsigned long dpc_flags;
4530 #define RESET_MARKER_NEEDED 0 /* Send marker to ISP. */
4531 #define RESET_ACTIVE 1
4532 #define ISP_ABORT_NEEDED 2 /* Initiate ISP abort. */
4533 #define ABORT_ISP_ACTIVE 3 /* ISP abort in progress. */
4534 #define LOOP_RESYNC_NEEDED 4 /* Device Resync needed. */
4535 #define LOOP_RESYNC_ACTIVE 5
4536 #define LOCAL_LOOP_UPDATE 6 /* Perform a local loop update. */
4537 #define RSCN_UPDATE 7 /* Perform an RSCN update. */
4538 #define RELOGIN_NEEDED 8
4539 #define REGISTER_FC4_NEEDED 9 /* SNS FC4 registration required. */
4540 #define ISP_ABORT_RETRY 10 /* ISP aborted. */
4541 #define BEACON_BLINK_NEEDED 11
4542 #define REGISTER_FDMI_NEEDED 12
4543 #define FCPORT_UPDATE_NEEDED 13
4544 #define VP_DPC_NEEDED 14 /* wake up for VP dpc handling */
4545 #define UNLOADING 15
4546 #define NPIV_CONFIG_NEEDED 16
4547 #define ISP_UNRECOVERABLE 17
4548 #define FCOE_CTX_RESET_NEEDED 18 /* Initiate FCoE context reset */
4549 #define MPI_RESET_NEEDED 19 /* Initiate MPI FW reset */
4550 #define ISP_QUIESCE_NEEDED 20 /* Driver need some quiescence */
4551 #define N2N_LINK_RESET 21
4552 #define PORT_UPDATE_NEEDED 22
4553 #define FX00_RESET_RECOVERY 23
4554 #define FX00_TARGET_SCAN 24
4555 #define FX00_CRITEMP_RECOVERY 25
4556 #define FX00_HOST_INFO_RESEND 26
4557 #define QPAIR_ONLINE_CHECK_NEEDED 27
4558 #define SET_NVME_ZIO_THRESHOLD_NEEDED 28
4559 #define DETECT_SFP_CHANGE 29
4560 #define N2N_LOGIN_NEEDED 30
4561 #define IOCB_WORK_ACTIVE 31
4562 #define SET_ZIO_THRESHOLD_NEEDED 32
4563 #define ISP_ABORT_TO_ROM 33
4564 #define VPORT_DELETE 34
4565
4566 #define PROCESS_PUREX_IOCB 63
4567
4568 unsigned long pci_flags;
4569 #define PFLG_DISCONNECTED 0 /* PCI device removed */
4570 #define PFLG_DRIVER_REMOVING 1 /* PCI driver .remove */
4571 #define PFLG_DRIVER_PROBING 2 /* PCI driver .probe */
4572
4573 uint32_t device_flags;
4574 #define SWITCH_FOUND BIT_0
4575 #define DFLG_NO_CABLE BIT_1
4576 #define DFLG_DEV_FAILED BIT_5
4577
4578 /* ISP configuration data. */
4579 uint16_t loop_id; /* Host adapter loop id */
4580 uint16_t self_login_loop_id; /* host adapter loop id
4581 * get it on self login
4582 */
4583 fc_port_t bidir_fcport; /* fcport used for bidir cmnds
4584 * no need of allocating it for
4585 * each command
4586 */
4587
4588 port_id_t d_id; /* Host adapter port id */
4589 uint8_t marker_needed;
4590 uint16_t mgmt_svr_loop_id;
4591
4592
4593
4594 /* Timeout timers. */
4595 uint8_t loop_down_abort_time; /* port down timer */
4596 atomic_t loop_down_timer; /* loop down timer */
4597 uint8_t link_down_timeout; /* link down timeout */
4598
4599 uint32_t timer_active;
4600 struct timer_list timer;
4601
4602 uint8_t node_name[WWN_SIZE];
4603 uint8_t port_name[WWN_SIZE];
4604 uint8_t fabric_node_name[WWN_SIZE];
4605 uint8_t fabric_port_name[WWN_SIZE];
4606
4607 struct nvme_fc_local_port *nvme_local_port;
4608 struct completion nvme_del_done;
4609
4610 uint16_t fcoe_vlan_id;
4611 uint16_t fcoe_fcf_idx;
4612 uint8_t fcoe_vn_port_mac[6];
4613
4614 /* list of commands waiting on workqueue */
4615 struct list_head qla_cmd_list;
4616 struct list_head qla_sess_op_cmd_list;
4617 struct list_head unknown_atio_list;
4618 spinlock_t cmd_list_lock;
4619 struct delayed_work unknown_atio_work;
4620
4621 /* Counter to detect races between ELS and RSCN events */
4622 atomic_t generation_tick;
4623 /* Time when global fcport update has been scheduled */
4624 int total_fcport_update_gen;
4625 /* List of pending LOGOs, protected by tgt_mutex */
4626 struct list_head logo_list;
4627 /* List of pending PLOGI acks, protected by hw lock */
4628 struct list_head plogi_ack_list;
4629
4630 struct list_head qp_list;
4631
4632 uint32_t vp_abort_cnt;
4633
4634 struct fc_vport *fc_vport; /* holds fc_vport * for each vport */
4635 uint16_t vp_idx; /* vport ID */
4636 struct qla_qpair *qpair; /* base qpair */
4637
4638 unsigned long vp_flags;
4639 #define VP_IDX_ACQUIRED 0 /* bit no 0 */
4640 #define VP_CREATE_NEEDED 1
4641 #define VP_BIND_NEEDED 2
4642 #define VP_DELETE_NEEDED 3
4643 #define VP_SCR_NEEDED 4 /* State Change Request registration */
4644 #define VP_CONFIG_OK 5 /* Flag to cfg VP, if FW is ready */
4645 atomic_t vp_state;
4646 #define VP_OFFLINE 0
4647 #define VP_ACTIVE 1
4648 #define VP_FAILED 2
4649 // #define VP_DISABLE 3
4650 uint16_t vp_err_state;
4651 uint16_t vp_prev_err_state;
4652 #define VP_ERR_UNKWN 0
4653 #define VP_ERR_PORTDWN 1
4654 #define VP_ERR_FAB_UNSUPPORTED 2
4655 #define VP_ERR_FAB_NORESOURCES 3
4656 #define VP_ERR_FAB_LOGOUT 4
4657 #define VP_ERR_ADAP_NORESOURCES 5
4658 struct qla_hw_data *hw;
4659 struct scsi_qlt_host vha_tgt;
4660 struct req_que *req;
4661 int fw_heartbeat_counter;
4662 int seconds_since_last_heartbeat;
4663 struct fc_host_statistics fc_host_stat;
4664 struct qla_statistics qla_stats;
4665 struct bidi_statistics bidi_stats;
4666 atomic_t vref_count;
4667 struct qla8044_reset_template reset_tmplt;
4668 uint16_t bbcr;
4669
4670 uint16_t u_ql2xexchoffld;
4671 uint16_t u_ql2xiniexchg;
4672 uint16_t qlini_mode;
4673 uint16_t ql2xexchoffld;
4674 uint16_t ql2xiniexchg;
4675
4676 struct purex_list {
4677 struct list_head head;
4678 spinlock_t lock;
4679 } purex_list;
4680
4681 struct name_list_extended gnl;
4682 /* Count of active session/fcport */
4683 int fcport_count;
4684 wait_queue_head_t fcport_waitQ;
4685 wait_queue_head_t vref_waitq;
4686 uint8_t min_supported_speed;
4687 uint8_t n2n_node_name[WWN_SIZE];
4688 uint8_t n2n_port_name[WWN_SIZE];
4689 uint16_t n2n_id;
4690 __le16 dport_data[4];
4691 struct list_head gpnid_list;
4692 struct fab_scan scan;
4693
4694 unsigned int irq_offset;
4695 } scsi_qla_host_t;
4696
4697 struct qla27xx_image_status {
4698 uint8_t image_status_mask;
4699 uint16_t generation;
4700 uint8_t ver_major;
4701 uint8_t ver_minor;
4702 uint8_t bitmap; /* 28xx only */
4703 uint8_t reserved[2];
4704 uint32_t checksum;
4705 uint32_t signature;
4706 } __packed;
4707
4708 /* 28xx aux image status bimap values */
4709 #define QLA28XX_AUX_IMG_BOARD_CONFIG BIT_0
4710 #define QLA28XX_AUX_IMG_VPD_NVRAM BIT_1
4711 #define QLA28XX_AUX_IMG_NPIV_CONFIG_0_1 BIT_2
4712 #define QLA28XX_AUX_IMG_NPIV_CONFIG_2_3 BIT_3
4713
4714 #define SET_VP_IDX 1
4715 #define SET_AL_PA 2
4716 #define RESET_VP_IDX 3
4717 #define RESET_AL_PA 4
4718 struct qla_tgt_vp_map {
4719 uint8_t idx;
4720 scsi_qla_host_t *vha;
4721 };
4722
4723 struct qla2_sgx {
4724 dma_addr_t dma_addr; /* OUT */
4725 uint32_t dma_len; /* OUT */
4726
4727 uint32_t tot_bytes; /* IN */
4728 struct scatterlist *cur_sg; /* IN */
4729
4730 /* for book keeping, bzero on initial invocation */
4731 uint32_t bytes_consumed;
4732 uint32_t num_bytes;
4733 uint32_t tot_partial;
4734
4735 /* for debugging */
4736 uint32_t num_sg;
4737 srb_t *sp;
4738 };
4739
4740 #define QLA_FW_STARTED(_ha) { \
4741 int i; \
4742 _ha->flags.fw_started = 1; \
4743 _ha->base_qpair->fw_started = 1; \
4744 for (i = 0; i < _ha->max_qpairs; i++) { \
4745 if (_ha->queue_pair_map[i]) \
4746 _ha->queue_pair_map[i]->fw_started = 1; \
4747 } \
4748 }
4749
4750 #define QLA_FW_STOPPED(_ha) { \
4751 int i; \
4752 _ha->flags.fw_started = 0; \
4753 _ha->base_qpair->fw_started = 0; \
4754 for (i = 0; i < _ha->max_qpairs; i++) { \
4755 if (_ha->queue_pair_map[i]) \
4756 _ha->queue_pair_map[i]->fw_started = 0; \
4757 } \
4758 }
4759
4760
4761 #define SFUB_CHECKSUM_SIZE 4
4762
4763 struct secure_flash_update_block {
4764 uint32_t block_info;
4765 uint32_t signature_lo;
4766 uint32_t signature_hi;
4767 uint32_t signature_upper[0x3e];
4768 };
4769
4770 struct secure_flash_update_block_pk {
4771 uint32_t block_info;
4772 uint32_t signature_lo;
4773 uint32_t signature_hi;
4774 uint32_t signature_upper[0x3e];
4775 uint32_t public_key[0x41];
4776 };
4777
4778 /*
4779 * Macros to help code, maintain, etc.
4780 */
4781 #define LOOP_TRANSITION(ha) \
4782 (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \
4783 test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags) || \
4784 atomic_read(&ha->loop_state) == LOOP_DOWN)
4785
4786 #define STATE_TRANSITION(ha) \
4787 (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \
4788 test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags))
4789
4790 #define QLA_VHA_MARK_BUSY(__vha, __bail) do { \
4791 atomic_inc(&__vha->vref_count); \
4792 mb(); \
4793 if (__vha->flags.delete_progress) { \
4794 atomic_dec(&__vha->vref_count); \
4795 wake_up(&__vha->vref_waitq); \
4796 __bail = 1; \
4797 } else { \
4798 __bail = 0; \
4799 } \
4800 } while (0)
4801
4802 #define QLA_VHA_MARK_NOT_BUSY(__vha) do { \
4803 atomic_dec(&__vha->vref_count); \
4804 wake_up(&__vha->vref_waitq); \
4805 } while (0) \
4806
4807 #define QLA_QPAIR_MARK_BUSY(__qpair, __bail) do { \
4808 atomic_inc(&__qpair->ref_count); \
4809 mb(); \
4810 if (__qpair->delete_in_progress) { \
4811 atomic_dec(&__qpair->ref_count); \
4812 __bail = 1; \
4813 } else { \
4814 __bail = 0; \
4815 } \
4816 } while (0)
4817
4818 #define QLA_QPAIR_MARK_NOT_BUSY(__qpair) \
4819 atomic_dec(&__qpair->ref_count); \
4820
4821
4822 #define QLA_ENA_CONF(_ha) {\
4823 int i;\
4824 _ha->base_qpair->enable_explicit_conf = 1; \
4825 for (i = 0; i < _ha->max_qpairs; i++) { \
4826 if (_ha->queue_pair_map[i]) \
4827 _ha->queue_pair_map[i]->enable_explicit_conf = 1; \
4828 } \
4829 }
4830
4831 #define QLA_DIS_CONF(_ha) {\
4832 int i;\
4833 _ha->base_qpair->enable_explicit_conf = 0; \
4834 for (i = 0; i < _ha->max_qpairs; i++) { \
4835 if (_ha->queue_pair_map[i]) \
4836 _ha->queue_pair_map[i]->enable_explicit_conf = 0; \
4837 } \
4838 }
4839
4840 /*
4841 * qla2x00 local function return status codes
4842 */
4843 #define MBS_MASK 0x3fff
4844
4845 #define QLA_SUCCESS (MBS_COMMAND_COMPLETE & MBS_MASK)
4846 #define QLA_INVALID_COMMAND (MBS_INVALID_COMMAND & MBS_MASK)
4847 #define QLA_INTERFACE_ERROR (MBS_HOST_INTERFACE_ERROR & MBS_MASK)
4848 #define QLA_TEST_FAILED (MBS_TEST_FAILED & MBS_MASK)
4849 #define QLA_COMMAND_ERROR (MBS_COMMAND_ERROR & MBS_MASK)
4850 #define QLA_PARAMETER_ERROR (MBS_COMMAND_PARAMETER_ERROR & MBS_MASK)
4851 #define QLA_PORT_ID_USED (MBS_PORT_ID_USED & MBS_MASK)
4852 #define QLA_LOOP_ID_USED (MBS_LOOP_ID_USED & MBS_MASK)
4853 #define QLA_ALL_IDS_IN_USE (MBS_ALL_IDS_IN_USE & MBS_MASK)
4854 #define QLA_NOT_LOGGED_IN (MBS_NOT_LOGGED_IN & MBS_MASK)
4855
4856 #define QLA_FUNCTION_TIMEOUT 0x100
4857 #define QLA_FUNCTION_PARAMETER_ERROR 0x101
4858 #define QLA_FUNCTION_FAILED 0x102
4859 #define QLA_MEMORY_ALLOC_FAILED 0x103
4860 #define QLA_LOCK_TIMEOUT 0x104
4861 #define QLA_ABORTED 0x105
4862 #define QLA_SUSPENDED 0x106
4863 #define QLA_BUSY 0x107
4864 #define QLA_ALREADY_REGISTERED 0x109
4865 #define QLA_OS_TIMER_EXPIRED 0x10a
4866
4867 #define NVRAM_DELAY() udelay(10)
4868
4869 /*
4870 * Flash support definitions
4871 */
4872 #define OPTROM_SIZE_2300 0x20000
4873 #define OPTROM_SIZE_2322 0x100000
4874 #define OPTROM_SIZE_24XX 0x100000
4875 #define OPTROM_SIZE_25XX 0x200000
4876 #define OPTROM_SIZE_81XX 0x400000
4877 #define OPTROM_SIZE_82XX 0x800000
4878 #define OPTROM_SIZE_83XX 0x1000000
4879 #define OPTROM_SIZE_28XX 0x2000000
4880
4881 #define OPTROM_BURST_SIZE 0x1000
4882 #define OPTROM_BURST_DWORDS (OPTROM_BURST_SIZE / 4)
4883
4884 #define QLA_DSDS_PER_IOCB 37
4885
4886 #define CMD_SP(Cmnd) ((Cmnd)->SCp.ptr)
4887
4888 #define QLA_SG_ALL 1024
4889
4890 enum nexus_wait_type {
4891 WAIT_HOST = 0,
4892 WAIT_TARGET,
4893 WAIT_LUN,
4894 };
4895
4896 /* Refer to SNIA SFF 8247 */
4897 struct sff_8247_a0 {
4898 u8 txid; /* transceiver id */
4899 u8 ext_txid;
4900 u8 connector;
4901 /* compliance code */
4902 u8 eth_infi_cc3; /* ethernet, inifiband */
4903 u8 sonet_cc4[2];
4904 u8 eth_cc6;
4905 /* link length */
4906 #define FC_LL_VL BIT_7 /* very long */
4907 #define FC_LL_S BIT_6 /* Short */
4908 #define FC_LL_I BIT_5 /* Intermidiate*/
4909 #define FC_LL_L BIT_4 /* Long */
4910 #define FC_LL_M BIT_3 /* Medium */
4911 #define FC_LL_SA BIT_2 /* ShortWave laser */
4912 #define FC_LL_LC BIT_1 /* LongWave laser */
4913 #define FC_LL_EL BIT_0 /* Electrical inter enclosure */
4914 u8 fc_ll_cc7;
4915 /* FC technology */
4916 #define FC_TEC_EL BIT_7 /* Electrical inter enclosure */
4917 #define FC_TEC_SN BIT_6 /* short wave w/o OFC */
4918 #define FC_TEC_SL BIT_5 /* short wave with OFC */
4919 #define FC_TEC_LL BIT_4 /* Longwave Laser */
4920 #define FC_TEC_ACT BIT_3 /* Active cable */
4921 #define FC_TEC_PAS BIT_2 /* Passive cable */
4922 u8 fc_tec_cc8;
4923 /* Transmission Media */
4924 #define FC_MED_TW BIT_7 /* Twin Ax */
4925 #define FC_MED_TP BIT_6 /* Twited Pair */
4926 #define FC_MED_MI BIT_5 /* Min Coax */
4927 #define FC_MED_TV BIT_4 /* Video Coax */
4928 #define FC_MED_M6 BIT_3 /* Multimode, 62.5um */
4929 #define FC_MED_M5 BIT_2 /* Multimode, 50um */
4930 #define FC_MED_SM BIT_0 /* Single Mode */
4931 u8 fc_med_cc9;
4932 /* speed FC_SP_12: 12*100M = 1200 MB/s */
4933 #define FC_SP_12 BIT_7
4934 #define FC_SP_8 BIT_6
4935 #define FC_SP_16 BIT_5
4936 #define FC_SP_4 BIT_4
4937 #define FC_SP_32 BIT_3
4938 #define FC_SP_2 BIT_2
4939 #define FC_SP_1 BIT_0
4940 u8 fc_sp_cc10;
4941 u8 encode;
4942 u8 bitrate;
4943 u8 rate_id;
4944 u8 length_km; /* offset 14/eh */
4945 u8 length_100m;
4946 u8 length_50um_10m;
4947 u8 length_62um_10m;
4948 u8 length_om4_10m;
4949 u8 length_om3_10m;
4950 #define SFF_VEN_NAME_LEN 16
4951 u8 vendor_name[SFF_VEN_NAME_LEN]; /* offset 20/14h */
4952 u8 tx_compat;
4953 u8 vendor_oui[3];
4954 #define SFF_PART_NAME_LEN 16
4955 u8 vendor_pn[SFF_PART_NAME_LEN]; /* part number */
4956 u8 vendor_rev[4];
4957 u8 wavelength[2];
4958 u8 resv;
4959 u8 cc_base;
4960 u8 options[2]; /* offset 64 */
4961 u8 br_max;
4962 u8 br_min;
4963 u8 vendor_sn[16];
4964 u8 date_code[8];
4965 u8 diag;
4966 u8 enh_options;
4967 u8 sff_revision;
4968 u8 cc_ext;
4969 u8 vendor_specific[32];
4970 u8 resv2[128];
4971 };
4972
4973 #define AUTO_DETECT_SFP_SUPPORT(_vha)\
4974 (ql2xautodetectsfp && !_vha->vp_idx && \
4975 (IS_QLA25XX(_vha->hw) || IS_QLA81XX(_vha->hw) ||\
4976 IS_QLA83XX(_vha->hw) || IS_QLA27XX(_vha->hw) || \
4977 IS_QLA28XX(_vha->hw)))
4978
4979 #define FLASH_SEMAPHORE_REGISTER_ADDR 0x00101016
4980
4981 #define USER_CTRL_IRQ(_ha) (ql2xuctrlirq && QLA_TGT_MODE_ENABLED() && \
4982 (IS_QLA27XX(_ha) || IS_QLA28XX(_ha) || IS_QLA83XX(_ha)))
4983
4984 #define SAVE_TOPO(_ha) { \
4985 if (_ha->current_topology) \
4986 _ha->prev_topology = _ha->current_topology; \
4987 }
4988
4989 #define N2N_TOPO(ha) \
4990 ((ha->prev_topology == ISP_CFG_N && !ha->current_topology) || \
4991 ha->current_topology == ISP_CFG_N || \
4992 !ha->current_topology)
4993
4994 #define NVME_TYPE(fcport) \
4995 (fcport->fc4_type & FS_FC4TYPE_NVME) \
4996
4997 #define FCP_TYPE(fcport) \
4998 (fcport->fc4_type & FS_FC4TYPE_FCP) \
4999
5000 #define NVME_ONLY_TARGET(fcport) \
5001 (NVME_TYPE(fcport) && !FCP_TYPE(fcport)) \
5002
5003 #define NVME_FCP_TARGET(fcport) \
5004 (FCP_TYPE(fcport) && NVME_TYPE(fcport)) \
5005
5006 #define NVME_TARGET(ha, fcport) \
5007 ((NVME_FCP_TARGET(fcport) && \
5008 (ha->fc4_type_priority == FC4_PRIORITY_NVME)) || \
5009 NVME_ONLY_TARGET(fcport)) \
5010
5011 #define PRLI_PHASE(_cls) \
5012 ((_cls == DSC_LS_PRLI_PEND) || (_cls == DSC_LS_PRLI_COMP))
5013
5014 #include "qla_target.h"
5015 #include "qla_gbl.h"
5016 #include "qla_dbg.h"
5017 #include "qla_inline.h"
5018 #endif
Ubuntu Hirsute Linux kernel mirror