]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blob - drivers/scsi/qla2xxx/qla_def.h
projects / mirror_ubuntu-zesty-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
[SCSI] qla2xxx: Fix incorrect test after list_for_each_entry() exits.
[mirror_ubuntu-zesty-kernel.git] / drivers / scsi / qla2xxx / qla_def.h
1 /*
2 * QLogic Fibre Channel HBA Driver
3 * Copyright (c) 2003-2013 QLogic Corporation
4 *
5 * See LICENSE.qla2xxx for copyright and licensing details.
6 */
7 #ifndef __QLA_DEF_H
8 #define __QLA_DEF_H
9
10 #include <linux/kernel.h>
11 #include <linux/init.h>
12 #include <linux/types.h>
13 #include <linux/module.h>
14 #include <linux/list.h>
15 #include <linux/pci.h>
16 #include <linux/dma-mapping.h>
17 #include <linux/sched.h>
18 #include <linux/slab.h>
19 #include <linux/dmapool.h>
20 #include <linux/mempool.h>
21 #include <linux/spinlock.h>
22 #include <linux/completion.h>
23 #include <linux/interrupt.h>
24 #include <linux/workqueue.h>
25 #include <linux/firmware.h>
26 #include <linux/aer.h>
27 #include <linux/mutex.h>
28
29 #include <scsi/scsi.h>
30 #include <scsi/scsi_host.h>
31 #include <scsi/scsi_device.h>
32 #include <scsi/scsi_cmnd.h>
33 #include <scsi/scsi_transport_fc.h>
34 #include <scsi/scsi_bsg_fc.h>
35
36 #include "qla_bsg.h"
37 #include "qla_nx.h"
38 #include "qla_nx2.h"
39 #define QLA2XXX_DRIVER_NAME "qla2xxx"
40 #define QLA2XXX_APIDEV "ql2xapidev"
41 #define QLA2XXX_MANUFACTURER "QLogic Corporation"
42
43 /*
44 * We have MAILBOX_REGISTER_COUNT sized arrays in a few places,
45 * but that's fine as we don't look at the last 24 ones for
46 * ISP2100 HBAs.
47 */
48 #define MAILBOX_REGISTER_COUNT_2100 8
49 #define MAILBOX_REGISTER_COUNT_2200 24
50 #define MAILBOX_REGISTER_COUNT 32
51
52 #define QLA2200A_RISC_ROM_VER 4
53 #define FPM_2300 6
54 #define FPM_2310 7
55
56 #include "qla_settings.h"
57
58 /*
59 * Data bit definitions
60 */
61 #define BIT_0 0x1
62 #define BIT_1 0x2
63 #define BIT_2 0x4
64 #define BIT_3 0x8
65 #define BIT_4 0x10
66 #define BIT_5 0x20
67 #define BIT_6 0x40
68 #define BIT_7 0x80
69 #define BIT_8 0x100
70 #define BIT_9 0x200
71 #define BIT_10 0x400
72 #define BIT_11 0x800
73 #define BIT_12 0x1000
74 #define BIT_13 0x2000
75 #define BIT_14 0x4000
76 #define BIT_15 0x8000
77 #define BIT_16 0x10000
78 #define BIT_17 0x20000
79 #define BIT_18 0x40000
80 #define BIT_19 0x80000
81 #define BIT_20 0x100000
82 #define BIT_21 0x200000
83 #define BIT_22 0x400000
84 #define BIT_23 0x800000
85 #define BIT_24 0x1000000
86 #define BIT_25 0x2000000
87 #define BIT_26 0x4000000
88 #define BIT_27 0x8000000
89 #define BIT_28 0x10000000
90 #define BIT_29 0x20000000
91 #define BIT_30 0x40000000
92 #define BIT_31 0x80000000
93
94 #define LSB(x) ((uint8_t)(x))
95 #define MSB(x) ((uint8_t)((uint16_t)(x) >> 8))
96
97 #define LSW(x) ((uint16_t)(x))
98 #define MSW(x) ((uint16_t)((uint32_t)(x) >> 16))
99
100 #define LSD(x) ((uint32_t)((uint64_t)(x)))
101 #define MSD(x) ((uint32_t)((((uint64_t)(x)) >> 16) >> 16))
102
103 #define MAKE_HANDLE(x, y) ((uint32_t)((((uint32_t)(x)) << 16) | (uint32_t)(y)))
104
105 /*
106 * I/O register
107 */
108
109 #define RD_REG_BYTE(addr) readb(addr)
110 #define RD_REG_WORD(addr) readw(addr)
111 #define RD_REG_DWORD(addr) readl(addr)
112 #define RD_REG_BYTE_RELAXED(addr) readb_relaxed(addr)
113 #define RD_REG_WORD_RELAXED(addr) readw_relaxed(addr)
114 #define RD_REG_DWORD_RELAXED(addr) readl_relaxed(addr)
115 #define WRT_REG_BYTE(addr, data) writeb(data,addr)
116 #define WRT_REG_WORD(addr, data) writew(data,addr)
117 #define WRT_REG_DWORD(addr, data) writel(data,addr)
118
119 /*
120 * ISP83XX specific remote register addresses
121 */
122 #define QLA83XX_LED_PORT0 0x00201320
123 #define QLA83XX_LED_PORT1 0x00201328
124 #define QLA83XX_IDC_DEV_STATE 0x22102384
125 #define QLA83XX_IDC_MAJOR_VERSION 0x22102380
126 #define QLA83XX_IDC_MINOR_VERSION 0x22102398
127 #define QLA83XX_IDC_DRV_PRESENCE 0x22102388
128 #define QLA83XX_IDC_DRIVER_ACK 0x2210238c
129 #define QLA83XX_IDC_CONTROL 0x22102390
130 #define QLA83XX_IDC_AUDIT 0x22102394
131 #define QLA83XX_IDC_LOCK_RECOVERY 0x2210239c
132 #define QLA83XX_DRIVER_LOCKID 0x22102104
133 #define QLA83XX_DRIVER_LOCK 0x8111c028
134 #define QLA83XX_DRIVER_UNLOCK 0x8111c02c
135 #define QLA83XX_FLASH_LOCKID 0x22102100
136 #define QLA83XX_FLASH_LOCK 0x8111c010
137 #define QLA83XX_FLASH_UNLOCK 0x8111c014
138 #define QLA83XX_DEV_PARTINFO1 0x221023e0
139 #define QLA83XX_DEV_PARTINFO2 0x221023e4
140 #define QLA83XX_FW_HEARTBEAT 0x221020b0
141 #define QLA83XX_PEG_HALT_STATUS1 0x221020a8
142 #define QLA83XX_PEG_HALT_STATUS2 0x221020ac
143
144 /* 83XX: Macros defining 8200 AEN Reason codes */
145 #define IDC_DEVICE_STATE_CHANGE BIT_0
146 #define IDC_PEG_HALT_STATUS_CHANGE BIT_1
147 #define IDC_NIC_FW_REPORTED_FAILURE BIT_2
148 #define IDC_HEARTBEAT_FAILURE BIT_3
149
150 /* 83XX: Macros defining 8200 AEN Error-levels */
151 #define ERR_LEVEL_NON_FATAL 0x1
152 #define ERR_LEVEL_RECOVERABLE_FATAL 0x2
153 #define ERR_LEVEL_UNRECOVERABLE_FATAL 0x4
154
155 /* 83XX: Macros for IDC Version */
156 #define QLA83XX_SUPP_IDC_MAJOR_VERSION 0x01
157 #define QLA83XX_SUPP_IDC_MINOR_VERSION 0x0
158
159 /* 83XX: Macros for scheduling dpc tasks */
160 #define QLA83XX_NIC_CORE_RESET 0x1
161 #define QLA83XX_IDC_STATE_HANDLER 0x2
162 #define QLA83XX_NIC_CORE_UNRECOVERABLE 0x3
163
164 /* 83XX: Macros for defining IDC-Control bits */
165 #define QLA83XX_IDC_RESET_DISABLED BIT_0
166 #define QLA83XX_IDC_GRACEFUL_RESET BIT_1
167
168 /* 83XX: Macros for different timeouts */
169 #define QLA83XX_IDC_INITIALIZATION_TIMEOUT 30
170 #define QLA83XX_IDC_RESET_ACK_TIMEOUT 10
171 #define QLA83XX_MAX_LOCK_RECOVERY_WAIT (2 * HZ)
172
173 /* 83XX: Macros for defining class in DEV-Partition Info register */
174 #define QLA83XX_CLASS_TYPE_NONE 0x0
175 #define QLA83XX_CLASS_TYPE_NIC 0x1
176 #define QLA83XX_CLASS_TYPE_FCOE 0x2
177 #define QLA83XX_CLASS_TYPE_ISCSI 0x3
178
179 /* 83XX: Macros for IDC Lock-Recovery stages */
180 #define IDC_LOCK_RECOVERY_STAGE1 0x1 /* Stage1: Intent for
181 * lock-recovery
182 */
183 #define IDC_LOCK_RECOVERY_STAGE2 0x2 /* Stage2: Perform lock-recovery */
184
185 /* 83XX: Macros for IDC Audit type */
186 #define IDC_AUDIT_TIMESTAMP 0x0 /* IDC-AUDIT: Record timestamp of
187 * dev-state change to NEED-RESET
188 * or NEED-QUIESCENT
189 */
190 #define IDC_AUDIT_COMPLETION 0x1 /* IDC-AUDIT: Record duration of
191 * reset-recovery completion is
192 * second
193 */
194
195 /*
196 * The ISP2312 v2 chip cannot access the FLASH/GPIO registers via MMIO in an
197 * 133Mhz slot.
198 */
199 #define RD_REG_WORD_PIO(addr) (inw((unsigned long)addr))
200 #define WRT_REG_WORD_PIO(addr, data) (outw(data,(unsigned long)addr))
201
202 /*
203 * Fibre Channel device definitions.
204 */
205 #define WWN_SIZE 8 /* Size of WWPN, WWN & WWNN */
206 #define MAX_FIBRE_DEVICES_2100 512
207 #define MAX_FIBRE_DEVICES_2400 2048
208 #define MAX_FIBRE_DEVICES_LOOP 128
209 #define MAX_FIBRE_DEVICES_MAX MAX_FIBRE_DEVICES_2400
210 #define LOOPID_MAP_SIZE (ha->max_fibre_devices)
211 #define MAX_FIBRE_LUNS 0xFFFF
212 #define MAX_HOST_COUNT 16
213
214 /*
215 * Host adapter default definitions.
216 */
217 #define MAX_BUSES 1 /* We only have one bus today */
218 #define MIN_LUNS 8
219 #define MAX_LUNS MAX_FIBRE_LUNS
220 #define MAX_CMDS_PER_LUN 255
221
222 /*
223 * Fibre Channel device definitions.
224 */
225 #define SNS_LAST_LOOP_ID_2100 0xfe
226 #define SNS_LAST_LOOP_ID_2300 0x7ff
227
228 #define LAST_LOCAL_LOOP_ID 0x7d
229 #define SNS_FL_PORT 0x7e
230 #define FABRIC_CONTROLLER 0x7f
231 #define SIMPLE_NAME_SERVER 0x80
232 #define SNS_FIRST_LOOP_ID 0x81
233 #define MANAGEMENT_SERVER 0xfe
234 #define BROADCAST 0xff
235
236 /*
237 * There is no correspondence between an N-PORT id and an AL_PA. Therefore the
238 * valid range of an N-PORT id is 0 through 0x7ef.
239 */
240 #define NPH_LAST_HANDLE 0x7ef
241 #define NPH_MGMT_SERVER 0x7fa /* FFFFFA */
242 #define NPH_SNS 0x7fc /* FFFFFC */
243 #define NPH_FABRIC_CONTROLLER 0x7fd /* FFFFFD */
244 #define NPH_F_PORT 0x7fe /* FFFFFE */
245 #define NPH_IP_BROADCAST 0x7ff /* FFFFFF */
246
247 #define MAX_CMDSZ 16 /* SCSI maximum CDB size. */
248 #include "qla_fw.h"
249 /*
250 * Timeout timer counts in seconds
251 */
252 #define PORT_RETRY_TIME 1
253 #define LOOP_DOWN_TIMEOUT 60
254 #define LOOP_DOWN_TIME 255 /* 240 */
255 #define LOOP_DOWN_RESET (LOOP_DOWN_TIME - 30)
256
257 #define DEFAULT_OUTSTANDING_COMMANDS 1024
258 #define MIN_OUTSTANDING_COMMANDS 128
259
260 /* ISP request and response entry counts (37-65535) */
261 #define REQUEST_ENTRY_CNT_2100 128 /* Number of request entries. */
262 #define REQUEST_ENTRY_CNT_2200 2048 /* Number of request entries. */
263 #define REQUEST_ENTRY_CNT_24XX 2048 /* Number of request entries. */
264 #define RESPONSE_ENTRY_CNT_2100 64 /* Number of response entries.*/
265 #define RESPONSE_ENTRY_CNT_2300 512 /* Number of response entries.*/
266 #define RESPONSE_ENTRY_CNT_MQ 128 /* Number of response entries.*/
267 #define ATIO_ENTRY_CNT_24XX 4096 /* Number of ATIO entries. */
268 #define RESPONSE_ENTRY_CNT_FX00 256 /* Number of response entries.*/
269
270 struct req_que;
271
272 /*
273 * (sd.h is not exported, hence local inclusion)
274 * Data Integrity Field tuple.
275 */
276 struct sd_dif_tuple {
277 __be16 guard_tag; /* Checksum */
278 __be16 app_tag; /* Opaque storage */
279 __be32 ref_tag; /* Target LBA or indirect LBA */
280 };
281
282 /*
283 * SCSI Request Block
284 */
285 struct srb_cmd {
286 struct scsi_cmnd *cmd; /* Linux SCSI command pkt */
287 uint32_t request_sense_length;
288 uint32_t fw_sense_length;
289 uint8_t *request_sense_ptr;
290 void *ctx;
291 };
292
293 /*
294 * SRB flag definitions
295 */
296 #define SRB_DMA_VALID BIT_0 /* Command sent to ISP */
297 #define SRB_FCP_CMND_DMA_VALID BIT_12 /* DIF: DSD List valid */
298 #define SRB_CRC_CTX_DMA_VALID BIT_2 /* DIF: context DMA valid */
299 #define SRB_CRC_PROT_DMA_VALID BIT_4 /* DIF: prot DMA valid */
300 #define SRB_CRC_CTX_DSD_VALID BIT_5 /* DIF: dsd_list valid */
301
302 /* To identify if a srb is of T10-CRC type. @sp => srb_t pointer */
303 #define IS_PROT_IO(sp) (sp->flags & SRB_CRC_CTX_DSD_VALID)
304
305 /*
306 * SRB extensions.
307 */
308 struct srb_iocb {
309 union {
310 struct {
311 uint16_t flags;
312 #define SRB_LOGIN_RETRIED BIT_0
313 #define SRB_LOGIN_COND_PLOGI BIT_1
314 #define SRB_LOGIN_SKIP_PRLI BIT_2
315 uint16_t data[2];
316 } logio;
317 struct {
318 /*
319 * Values for flags field below are as
320 * defined in tsk_mgmt_entry struct
321 * for control_flags field in qla_fw.h.
322 */
323 uint32_t flags;
324 uint32_t lun;
325 uint32_t data;
326 struct completion comp;
327 __le16 comp_status;
328 } tmf;
329 struct {
330 #define SRB_FXDISC_REQ_DMA_VALID BIT_0
331 #define SRB_FXDISC_RESP_DMA_VALID BIT_1
332 #define SRB_FXDISC_REQ_DWRD_VALID BIT_2
333 #define SRB_FXDISC_RSP_DWRD_VALID BIT_3
334 #define FXDISC_TIMEOUT 20
335 uint8_t flags;
336 uint32_t req_len;
337 uint32_t rsp_len;
338 void *req_addr;
339 void *rsp_addr;
340 dma_addr_t req_dma_handle;
341 dma_addr_t rsp_dma_handle;
342 __le32 adapter_id;
343 __le32 adapter_id_hi;
344 __le16 req_func_type;
345 __le32 req_data;
346 __le32 req_data_extra;
347 __le32 result;
348 __le32 seq_number;
349 __le16 fw_flags;
350 struct completion fxiocb_comp;
351 __le32 reserved_0;
352 uint8_t reserved_1;
353 } fxiocb;
354 struct {
355 uint32_t cmd_hndl;
356 __le16 comp_status;
357 struct completion comp;
358 } abt;
359 } u;
360
361 struct timer_list timer;
362 void (*timeout)(void *);
363 };
364
365 /* Values for srb_ctx type */
366 #define SRB_LOGIN_CMD 1
367 #define SRB_LOGOUT_CMD 2
368 #define SRB_ELS_CMD_RPT 3
369 #define SRB_ELS_CMD_HST 4
370 #define SRB_CT_CMD 5
371 #define SRB_ADISC_CMD 6
372 #define SRB_TM_CMD 7
373 #define SRB_SCSI_CMD 8
374 #define SRB_BIDI_CMD 9
375 #define SRB_FXIOCB_DCMD 10
376 #define SRB_FXIOCB_BCMD 11
377 #define SRB_ABT_CMD 12
378
379
380 typedef struct srb {
381 atomic_t ref_count;
382 struct fc_port *fcport;
383 uint32_t handle;
384 uint16_t flags;
385 uint16_t type;
386 char *name;
387 int iocbs;
388 union {
389 struct srb_iocb iocb_cmd;
390 struct fc_bsg_job *bsg_job;
391 struct srb_cmd scmd;
392 } u;
393 void (*done)(void *, void *, int);
394 void (*free)(void *, void *);
395 } srb_t;
396
397 #define GET_CMD_SP(sp) (sp->u.scmd.cmd)
398 #define SET_CMD_SP(sp, cmd) (sp->u.scmd.cmd = cmd)
399 #define GET_CMD_CTX_SP(sp) (sp->u.scmd.ctx)
400
401 #define GET_CMD_SENSE_LEN(sp) \
402 (sp->u.scmd.request_sense_length)
403 #define SET_CMD_SENSE_LEN(sp, len) \
404 (sp->u.scmd.request_sense_length = len)
405 #define GET_CMD_SENSE_PTR(sp) \
406 (sp->u.scmd.request_sense_ptr)
407 #define SET_CMD_SENSE_PTR(sp, ptr) \
408 (sp->u.scmd.request_sense_ptr = ptr)
409 #define GET_FW_SENSE_LEN(sp) \
410 (sp->u.scmd.fw_sense_length)
411 #define SET_FW_SENSE_LEN(sp, len) \
412 (sp->u.scmd.fw_sense_length = len)
413
414 struct msg_echo_lb {
415 dma_addr_t send_dma;
416 dma_addr_t rcv_dma;
417 uint16_t req_sg_cnt;
418 uint16_t rsp_sg_cnt;
419 uint16_t options;
420 uint32_t transfer_size;
421 uint32_t iteration_count;
422 };
423
424 /*
425 * ISP I/O Register Set structure definitions.
426 */
427 struct device_reg_2xxx {
428 uint16_t flash_address; /* Flash BIOS address */
429 uint16_t flash_data; /* Flash BIOS data */
430 uint16_t unused_1[1]; /* Gap */
431 uint16_t ctrl_status; /* Control/Status */
432 #define CSR_FLASH_64K_BANK BIT_3 /* Flash upper 64K bank select */
433 #define CSR_FLASH_ENABLE BIT_1 /* Flash BIOS Read/Write enable */
434 #define CSR_ISP_SOFT_RESET BIT_0 /* ISP soft reset */
435
436 uint16_t ictrl; /* Interrupt control */
437 #define ICR_EN_INT BIT_15 /* ISP enable interrupts. */
438 #define ICR_EN_RISC BIT_3 /* ISP enable RISC interrupts. */
439
440 uint16_t istatus; /* Interrupt status */
441 #define ISR_RISC_INT BIT_3 /* RISC interrupt */
442
443 uint16_t semaphore; /* Semaphore */
444 uint16_t nvram; /* NVRAM register. */
445 #define NVR_DESELECT 0
446 #define NVR_BUSY BIT_15
447 #define NVR_WRT_ENABLE BIT_14 /* Write enable */
448 #define NVR_PR_ENABLE BIT_13 /* Protection register enable */
449 #define NVR_DATA_IN BIT_3
450 #define NVR_DATA_OUT BIT_2
451 #define NVR_SELECT BIT_1
452 #define NVR_CLOCK BIT_0
453
454 #define NVR_WAIT_CNT 20000
455
456 union {
457 struct {
458 uint16_t mailbox0;
459 uint16_t mailbox1;
460 uint16_t mailbox2;
461 uint16_t mailbox3;
462 uint16_t mailbox4;
463 uint16_t mailbox5;
464 uint16_t mailbox6;
465 uint16_t mailbox7;
466 uint16_t unused_2[59]; /* Gap */
467 } __attribute__((packed)) isp2100;
468 struct {
469 /* Request Queue */
470 uint16_t req_q_in; /* In-Pointer */
471 uint16_t req_q_out; /* Out-Pointer */
472 /* Response Queue */
473 uint16_t rsp_q_in; /* In-Pointer */
474 uint16_t rsp_q_out; /* Out-Pointer */
475
476 /* RISC to Host Status */
477 uint32_t host_status;
478 #define HSR_RISC_INT BIT_15 /* RISC interrupt */
479 #define HSR_RISC_PAUSED BIT_8 /* RISC Paused */
480
481 /* Host to Host Semaphore */
482 uint16_t host_semaphore;
483 uint16_t unused_3[17]; /* Gap */
484 uint16_t mailbox0;
485 uint16_t mailbox1;
486 uint16_t mailbox2;
487 uint16_t mailbox3;
488 uint16_t mailbox4;
489 uint16_t mailbox5;
490 uint16_t mailbox6;
491 uint16_t mailbox7;
492 uint16_t mailbox8;
493 uint16_t mailbox9;
494 uint16_t mailbox10;
495 uint16_t mailbox11;
496 uint16_t mailbox12;
497 uint16_t mailbox13;
498 uint16_t mailbox14;
499 uint16_t mailbox15;
500 uint16_t mailbox16;
501 uint16_t mailbox17;
502 uint16_t mailbox18;
503 uint16_t mailbox19;
504 uint16_t mailbox20;
505 uint16_t mailbox21;
506 uint16_t mailbox22;
507 uint16_t mailbox23;
508 uint16_t mailbox24;
509 uint16_t mailbox25;
510 uint16_t mailbox26;
511 uint16_t mailbox27;
512 uint16_t mailbox28;
513 uint16_t mailbox29;
514 uint16_t mailbox30;
515 uint16_t mailbox31;
516 uint16_t fb_cmd;
517 uint16_t unused_4[10]; /* Gap */
518 } __attribute__((packed)) isp2300;
519 } u;
520
521 uint16_t fpm_diag_config;
522 uint16_t unused_5[0x4]; /* Gap */
523 uint16_t risc_hw;
524 uint16_t unused_5_1; /* Gap */
525 uint16_t pcr; /* Processor Control Register. */
526 uint16_t unused_6[0x5]; /* Gap */
527 uint16_t mctr; /* Memory Configuration and Timing. */
528 uint16_t unused_7[0x3]; /* Gap */
529 uint16_t fb_cmd_2100; /* Unused on 23XX */
530 uint16_t unused_8[0x3]; /* Gap */
531 uint16_t hccr; /* Host command & control register. */
532 #define HCCR_HOST_INT BIT_7 /* Host interrupt bit */
533 #define HCCR_RISC_PAUSE BIT_5 /* Pause mode bit */
534 /* HCCR commands */
535 #define HCCR_RESET_RISC 0x1000 /* Reset RISC */
536 #define HCCR_PAUSE_RISC 0x2000 /* Pause RISC */
537 #define HCCR_RELEASE_RISC 0x3000 /* Release RISC from reset. */
538 #define HCCR_SET_HOST_INT 0x5000 /* Set host interrupt */
539 #define HCCR_CLR_HOST_INT 0x6000 /* Clear HOST interrupt */
540 #define HCCR_CLR_RISC_INT 0x7000 /* Clear RISC interrupt */
541 #define HCCR_DISABLE_PARITY_PAUSE 0x4001 /* Disable parity error RISC pause. */
542 #define HCCR_ENABLE_PARITY 0xA000 /* Enable PARITY interrupt */
543
544 uint16_t unused_9[5]; /* Gap */
545 uint16_t gpiod; /* GPIO Data register. */
546 uint16_t gpioe; /* GPIO Enable register. */
547 #define GPIO_LED_MASK 0x00C0
548 #define GPIO_LED_GREEN_OFF_AMBER_OFF 0x0000
549 #define GPIO_LED_GREEN_ON_AMBER_OFF 0x0040
550 #define GPIO_LED_GREEN_OFF_AMBER_ON 0x0080
551 #define GPIO_LED_GREEN_ON_AMBER_ON 0x00C0
552 #define GPIO_LED_ALL_OFF 0x0000
553 #define GPIO_LED_RED_ON_OTHER_OFF 0x0001 /* isp2322 */
554 #define GPIO_LED_RGA_ON 0x00C1 /* isp2322: red green amber */
555
556 union {
557 struct {
558 uint16_t unused_10[8]; /* Gap */
559 uint16_t mailbox8;
560 uint16_t mailbox9;
561 uint16_t mailbox10;
562 uint16_t mailbox11;
563 uint16_t mailbox12;
564 uint16_t mailbox13;
565 uint16_t mailbox14;
566 uint16_t mailbox15;
567 uint16_t mailbox16;
568 uint16_t mailbox17;
569 uint16_t mailbox18;
570 uint16_t mailbox19;
571 uint16_t mailbox20;
572 uint16_t mailbox21;
573 uint16_t mailbox22;
574 uint16_t mailbox23; /* Also probe reg. */
575 } __attribute__((packed)) isp2200;
576 } u_end;
577 };
578
579 struct device_reg_25xxmq {
580 uint32_t req_q_in;
581 uint32_t req_q_out;
582 uint32_t rsp_q_in;
583 uint32_t rsp_q_out;
584 uint32_t atio_q_in;
585 uint32_t atio_q_out;
586 };
587
588
589 struct device_reg_fx00 {
590 uint32_t mailbox0; /* 00 */
591 uint32_t mailbox1; /* 04 */
592 uint32_t mailbox2; /* 08 */
593 uint32_t mailbox3; /* 0C */
594 uint32_t mailbox4; /* 10 */
595 uint32_t mailbox5; /* 14 */
596 uint32_t mailbox6; /* 18 */
597 uint32_t mailbox7; /* 1C */
598 uint32_t mailbox8; /* 20 */
599 uint32_t mailbox9; /* 24 */
600 uint32_t mailbox10; /* 28 */
601 uint32_t mailbox11;
602 uint32_t mailbox12;
603 uint32_t mailbox13;
604 uint32_t mailbox14;
605 uint32_t mailbox15;
606 uint32_t mailbox16;
607 uint32_t mailbox17;
608 uint32_t mailbox18;
609 uint32_t mailbox19;
610 uint32_t mailbox20;
611 uint32_t mailbox21;
612 uint32_t mailbox22;
613 uint32_t mailbox23;
614 uint32_t mailbox24;
615 uint32_t mailbox25;
616 uint32_t mailbox26;
617 uint32_t mailbox27;
618 uint32_t mailbox28;
619 uint32_t mailbox29;
620 uint32_t mailbox30;
621 uint32_t mailbox31;
622 uint32_t aenmailbox0;
623 uint32_t aenmailbox1;
624 uint32_t aenmailbox2;
625 uint32_t aenmailbox3;
626 uint32_t aenmailbox4;
627 uint32_t aenmailbox5;
628 uint32_t aenmailbox6;
629 uint32_t aenmailbox7;
630 /* Request Queue. */
631 uint32_t req_q_in; /* A0 - Request Queue In-Pointer */
632 uint32_t req_q_out; /* A4 - Request Queue Out-Pointer */
633 /* Response Queue. */
634 uint32_t rsp_q_in; /* A8 - Response Queue In-Pointer */
635 uint32_t rsp_q_out; /* AC - Response Queue Out-Pointer */
636 /* Init values shadowed on FW Up Event */
637 uint32_t initval0; /* B0 */
638 uint32_t initval1; /* B4 */
639 uint32_t initval2; /* B8 */
640 uint32_t initval3; /* BC */
641 uint32_t initval4; /* C0 */
642 uint32_t initval5; /* C4 */
643 uint32_t initval6; /* C8 */
644 uint32_t initval7; /* CC */
645 uint32_t fwheartbeat; /* D0 */
646 };
647
648
649
650 typedef union {
651 struct device_reg_2xxx isp;
652 struct device_reg_24xx isp24;
653 struct device_reg_25xxmq isp25mq;
654 struct device_reg_82xx isp82;
655 struct device_reg_fx00 ispfx00;
656 } device_reg_t;
657
658 #define ISP_REQ_Q_IN(ha, reg) \
659 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
660 &(reg)->u.isp2100.mailbox4 : \
661 &(reg)->u.isp2300.req_q_in)
662 #define ISP_REQ_Q_OUT(ha, reg) \
663 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
664 &(reg)->u.isp2100.mailbox4 : \
665 &(reg)->u.isp2300.req_q_out)
666 #define ISP_RSP_Q_IN(ha, reg) \
667 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
668 &(reg)->u.isp2100.mailbox5 : \
669 &(reg)->u.isp2300.rsp_q_in)
670 #define ISP_RSP_Q_OUT(ha, reg) \
671 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
672 &(reg)->u.isp2100.mailbox5 : \
673 &(reg)->u.isp2300.rsp_q_out)
674
675 #define ISP_ATIO_Q_IN(vha) (vha->hw->tgt.atio_q_in)
676 #define ISP_ATIO_Q_OUT(vha) (vha->hw->tgt.atio_q_out)
677
678 #define MAILBOX_REG(ha, reg, num) \
679 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
680 (num < 8 ? \
681 &(reg)->u.isp2100.mailbox0 + (num) : \
682 &(reg)->u_end.isp2200.mailbox8 + (num) - 8) : \
683 &(reg)->u.isp2300.mailbox0 + (num))
684 #define RD_MAILBOX_REG(ha, reg, num) \
685 RD_REG_WORD(MAILBOX_REG(ha, reg, num))
686 #define WRT_MAILBOX_REG(ha, reg, num, data) \
687 WRT_REG_WORD(MAILBOX_REG(ha, reg, num), data)
688
689 #define FB_CMD_REG(ha, reg) \
690 (IS_QLA2100(ha) || IS_QLA2200(ha) ? \
691 &(reg)->fb_cmd_2100 : \
692 &(reg)->u.isp2300.fb_cmd)
693 #define RD_FB_CMD_REG(ha, reg) \
694 RD_REG_WORD(FB_CMD_REG(ha, reg))
695 #define WRT_FB_CMD_REG(ha, reg, data) \
696 WRT_REG_WORD(FB_CMD_REG(ha, reg), data)
697
698 typedef struct {
699 uint32_t out_mb; /* outbound from driver */
700 uint32_t in_mb; /* Incoming from RISC */
701 uint16_t mb[MAILBOX_REGISTER_COUNT];
702 long buf_size;
703 void *bufp;
704 uint32_t tov;
705 uint8_t flags;
706 #define MBX_DMA_IN BIT_0
707 #define MBX_DMA_OUT BIT_1
708 #define IOCTL_CMD BIT_2
709 } mbx_cmd_t;
710
711 struct mbx_cmd_32 {
712 uint32_t out_mb; /* outbound from driver */
713 uint32_t in_mb; /* Incoming from RISC */
714 uint32_t mb[MAILBOX_REGISTER_COUNT];
715 long buf_size;
716 void *bufp;
717 uint32_t tov;
718 uint8_t flags;
719 #define MBX_DMA_IN BIT_0
720 #define MBX_DMA_OUT BIT_1
721 #define IOCTL_CMD BIT_2
722 };
723
724
725 #define MBX_TOV_SECONDS 30
726
727 /*
728 * ISP product identification definitions in mailboxes after reset.
729 */
730 #define PROD_ID_1 0x4953
731 #define PROD_ID_2 0x0000
732 #define PROD_ID_2a 0x5020
733 #define PROD_ID_3 0x2020
734
735 /*
736 * ISP mailbox Self-Test status codes
737 */
738 #define MBS_FRM_ALIVE 0 /* Firmware Alive. */
739 #define MBS_CHKSUM_ERR 1 /* Checksum Error. */
740 #define MBS_BUSY 4 /* Busy. */
741
742 /*
743 * ISP mailbox command complete status codes
744 */
745 #define MBS_COMMAND_COMPLETE 0x4000
746 #define MBS_INVALID_COMMAND 0x4001
747 #define MBS_HOST_INTERFACE_ERROR 0x4002
748 #define MBS_TEST_FAILED 0x4003
749 #define MBS_COMMAND_ERROR 0x4005
750 #define MBS_COMMAND_PARAMETER_ERROR 0x4006
751 #define MBS_PORT_ID_USED 0x4007
752 #define MBS_LOOP_ID_USED 0x4008
753 #define MBS_ALL_IDS_IN_USE 0x4009
754 #define MBS_NOT_LOGGED_IN 0x400A
755 #define MBS_LINK_DOWN_ERROR 0x400B
756 #define MBS_DIAG_ECHO_TEST_ERROR 0x400C
757
758 /*
759 * ISP mailbox asynchronous event status codes
760 */
761 #define MBA_ASYNC_EVENT 0x8000 /* Asynchronous event. */
762 #define MBA_RESET 0x8001 /* Reset Detected. */
763 #define MBA_SYSTEM_ERR 0x8002 /* System Error. */
764 #define MBA_REQ_TRANSFER_ERR 0x8003 /* Request Transfer Error. */
765 #define MBA_RSP_TRANSFER_ERR 0x8004 /* Response Transfer Error. */
766 #define MBA_WAKEUP_THRES 0x8005 /* Request Queue Wake-up. */
767 #define MBA_LIP_OCCURRED 0x8010 /* Loop Initialization Procedure */
768 /* occurred. */
769 #define MBA_LOOP_UP 0x8011 /* FC Loop UP. */
770 #define MBA_LOOP_DOWN 0x8012 /* FC Loop Down. */
771 #define MBA_LIP_RESET 0x8013 /* LIP reset occurred. */
772 #define MBA_PORT_UPDATE 0x8014 /* Port Database update. */
773 #define MBA_RSCN_UPDATE 0x8015 /* Register State Chg Notification. */
774 #define MBA_LIP_F8 0x8016 /* Received a LIP F8. */
775 #define MBA_LOOP_INIT_ERR 0x8017 /* Loop Initialization Error. */
776 #define MBA_FABRIC_AUTH_REQ 0x801b /* Fabric Authentication Required. */
777 #define MBA_SCSI_COMPLETION 0x8020 /* SCSI Command Complete. */
778 #define MBA_CTIO_COMPLETION 0x8021 /* CTIO Complete. */
779 #define MBA_IP_COMPLETION 0x8022 /* IP Transmit Command Complete. */
780 #define MBA_IP_RECEIVE 0x8023 /* IP Received. */
781 #define MBA_IP_BROADCAST 0x8024 /* IP Broadcast Received. */
782 #define MBA_IP_LOW_WATER_MARK 0x8025 /* IP Low Water Mark reached. */
783 #define MBA_IP_RCV_BUFFER_EMPTY 0x8026 /* IP receive buffer queue empty. */
784 #define MBA_IP_HDR_DATA_SPLIT 0x8027 /* IP header/data splitting feature */
785 /* used. */
786 #define MBA_TRACE_NOTIFICATION 0x8028 /* Trace/Diagnostic notification. */
787 #define MBA_POINT_TO_POINT 0x8030 /* Point to point mode. */
788 #define MBA_CMPLT_1_16BIT 0x8031 /* Completion 1 16bit IOSB. */
789 #define MBA_CMPLT_2_16BIT 0x8032 /* Completion 2 16bit IOSB. */
790 #define MBA_CMPLT_3_16BIT 0x8033 /* Completion 3 16bit IOSB. */
791 #define MBA_CMPLT_4_16BIT 0x8034 /* Completion 4 16bit IOSB. */
792 #define MBA_CMPLT_5_16BIT 0x8035 /* Completion 5 16bit IOSB. */
793 #define MBA_CHG_IN_CONNECTION 0x8036 /* Change in connection mode. */
794 #define MBA_RIO_RESPONSE 0x8040 /* RIO response queue update. */
795 #define MBA_ZIO_RESPONSE 0x8040 /* ZIO response queue update. */
796 #define MBA_CMPLT_2_32BIT 0x8042 /* Completion 2 32bit IOSB. */
797 #define MBA_BYPASS_NOTIFICATION 0x8043 /* Auto bypass notification. */
798 #define MBA_DISCARD_RND_FRAME 0x8048 /* discard RND frame due to error. */
799 #define MBA_REJECTED_FCP_CMD 0x8049 /* rejected FCP_CMD. */
800 #define MBA_FW_NOT_STARTED 0x8050 /* Firmware not started */
801 #define MBA_FW_STARTING 0x8051 /* Firmware starting */
802 #define MBA_FW_RESTART_CMPLT 0x8060 /* Firmware restart complete */
803 #define MBA_INIT_REQUIRED 0x8061 /* Initialization required */
804 #define MBA_SHUTDOWN_REQUESTED 0x8062 /* Shutdown Requested */
805 #define MBA_FW_INIT_FAILURE 0x8401 /* Firmware initialization failure */
806 #define MBA_MIRROR_LUN_CHANGE 0x8402 /* Mirror LUN State Change
807 Notification */
808 #define MBA_FW_POLL_STATE 0x8600 /* Firmware in poll diagnostic state */
809
810 /* 83XX FCoE specific */
811 #define MBA_IDC_AEN 0x8200 /* FCoE: NIC Core state change AEN */
812
813 /* Interrupt type codes */
814 #define INTR_ROM_MB_SUCCESS 0x1
815 #define INTR_ROM_MB_FAILED 0x2
816 #define INTR_MB_SUCCESS 0x10
817 #define INTR_MB_FAILED 0x11
818 #define INTR_ASYNC_EVENT 0x12
819 #define INTR_RSP_QUE_UPDATE 0x13
820 #define INTR_RSP_QUE_UPDATE_83XX 0x14
821 #define INTR_ATIO_QUE_UPDATE 0x1C
822 #define INTR_ATIO_RSP_QUE_UPDATE 0x1D
823
824 /* ISP mailbox loopback echo diagnostic error code */
825 #define MBS_LB_RESET 0x17
826 /*
827 * Firmware options 1, 2, 3.
828 */
829 #define FO1_AE_ON_LIPF8 BIT_0
830 #define FO1_AE_ALL_LIP_RESET BIT_1
831 #define FO1_CTIO_RETRY BIT_3
832 #define FO1_DISABLE_LIP_F7_SW BIT_4
833 #define FO1_DISABLE_100MS_LOS_WAIT BIT_5
834 #define FO1_DISABLE_GPIO6_7 BIT_6 /* LED bits */
835 #define FO1_AE_ON_LOOP_INIT_ERR BIT_7
836 #define FO1_SET_EMPHASIS_SWING BIT_8
837 #define FO1_AE_AUTO_BYPASS BIT_9
838 #define FO1_ENABLE_PURE_IOCB BIT_10
839 #define FO1_AE_PLOGI_RJT BIT_11
840 #define FO1_ENABLE_ABORT_SEQUENCE BIT_12
841 #define FO1_AE_QUEUE_FULL BIT_13
842
843 #define FO2_ENABLE_ATIO_TYPE_3 BIT_0
844 #define FO2_REV_LOOPBACK BIT_1
845
846 #define FO3_ENABLE_EMERG_IOCB BIT_0
847 #define FO3_AE_RND_ERROR BIT_1
848
849 /* 24XX additional firmware options */
850 #define ADD_FO_COUNT 3
851 #define ADD_FO1_DISABLE_GPIO_LED_CTRL BIT_6 /* LED bits */
852 #define ADD_FO1_ENABLE_PUREX_IOCB BIT_10
853
854 #define ADD_FO2_ENABLE_SEL_CLS2 BIT_5
855
856 #define ADD_FO3_NO_ABT_ON_LINK_DOWN BIT_14
857
858 /*
859 * ISP mailbox commands
860 */
861 #define MBC_LOAD_RAM 1 /* Load RAM. */
862 #define MBC_EXECUTE_FIRMWARE 2 /* Execute firmware. */
863 #define MBC_WRITE_RAM_WORD 4 /* Write RAM word. */
864 #define MBC_READ_RAM_WORD 5 /* Read RAM word. */
865 #define MBC_MAILBOX_REGISTER_TEST 6 /* Wrap incoming mailboxes */
866 #define MBC_VERIFY_CHECKSUM 7 /* Verify checksum. */
867 #define MBC_GET_FIRMWARE_VERSION 8 /* Get firmware revision. */
868 #define MBC_LOAD_RISC_RAM 9 /* Load RAM command. */
869 #define MBC_DUMP_RISC_RAM 0xa /* Dump RAM command. */
870 #define MBC_LOAD_RISC_RAM_EXTENDED 0xb /* Load RAM extended. */
871 #define MBC_DUMP_RISC_RAM_EXTENDED 0xc /* Dump RAM extended. */
872 #define MBC_WRITE_RAM_WORD_EXTENDED 0xd /* Write RAM word extended */
873 #define MBC_READ_RAM_EXTENDED 0xf /* Read RAM extended. */
874 #define MBC_IOCB_COMMAND 0x12 /* Execute IOCB command. */
875 #define MBC_STOP_FIRMWARE 0x14 /* Stop firmware. */
876 #define MBC_ABORT_COMMAND 0x15 /* Abort IOCB command. */
877 #define MBC_ABORT_DEVICE 0x16 /* Abort device (ID/LUN). */
878 #define MBC_ABORT_TARGET 0x17 /* Abort target (ID). */
879 #define MBC_RESET 0x18 /* Reset. */
880 #define MBC_GET_ADAPTER_LOOP_ID 0x20 /* Get loop id of ISP2200. */
881 #define MBC_GET_RETRY_COUNT 0x22 /* Get f/w retry cnt/delay. */
882 #define MBC_DISABLE_VI 0x24 /* Disable VI operation. */
883 #define MBC_ENABLE_VI 0x25 /* Enable VI operation. */
884 #define MBC_GET_FIRMWARE_OPTION 0x28 /* Get Firmware Options. */
885 #define MBC_SET_FIRMWARE_OPTION 0x38 /* Set Firmware Options. */
886 #define MBC_LOOP_PORT_BYPASS 0x40 /* Loop Port Bypass. */
887 #define MBC_LOOP_PORT_ENABLE 0x41 /* Loop Port Enable. */
888 #define MBC_GET_RESOURCE_COUNTS 0x42 /* Get Resource Counts. */
889 #define MBC_NON_PARTICIPATE 0x43 /* Non-Participating Mode. */
890 #define MBC_DIAGNOSTIC_ECHO 0x44 /* Diagnostic echo. */
891 #define MBC_DIAGNOSTIC_LOOP_BACK 0x45 /* Diagnostic loop back. */
892 #define MBC_ONLINE_SELF_TEST 0x46 /* Online self-test. */
893 #define MBC_ENHANCED_GET_PORT_DATABASE 0x47 /* Get port database + login */
894 #define MBC_CONFIGURE_VF 0x4b /* Configure VFs */
895 #define MBC_RESET_LINK_STATUS 0x52 /* Reset Link Error Status */
896 #define MBC_IOCB_COMMAND_A64 0x54 /* Execute IOCB command (64) */
897 #define MBC_PORT_LOGOUT 0x56 /* Port Logout request */
898 #define MBC_SEND_RNID_ELS 0x57 /* Send RNID ELS request */
899 #define MBC_SET_RNID_PARAMS 0x59 /* Set RNID parameters */
900 #define MBC_GET_RNID_PARAMS 0x5a /* Get RNID parameters */
901 #define MBC_DATA_RATE 0x5d /* Data Rate */
902 #define MBC_INITIALIZE_FIRMWARE 0x60 /* Initialize firmware */
903 #define MBC_INITIATE_LIP 0x62 /* Initiate Loop */
904 /* Initialization Procedure */
905 #define MBC_GET_FC_AL_POSITION_MAP 0x63 /* Get FC_AL Position Map. */
906 #define MBC_GET_PORT_DATABASE 0x64 /* Get Port Database. */
907 #define MBC_CLEAR_ACA 0x65 /* Clear ACA. */
908 #define MBC_TARGET_RESET 0x66 /* Target Reset. */
909 #define MBC_CLEAR_TASK_SET 0x67 /* Clear Task Set. */
910 #define MBC_ABORT_TASK_SET 0x68 /* Abort Task Set. */
911 #define MBC_GET_FIRMWARE_STATE 0x69 /* Get firmware state. */
912 #define MBC_GET_PORT_NAME 0x6a /* Get port name. */
913 #define MBC_GET_LINK_STATUS 0x6b /* Get port link status. */
914 #define MBC_LIP_RESET 0x6c /* LIP reset. */
915 #define MBC_SEND_SNS_COMMAND 0x6e /* Send Simple Name Server */
916 /* commandd. */
917 #define MBC_LOGIN_FABRIC_PORT 0x6f /* Login fabric port. */
918 #define MBC_SEND_CHANGE_REQUEST 0x70 /* Send Change Request. */
919 #define MBC_LOGOUT_FABRIC_PORT 0x71 /* Logout fabric port. */
920 #define MBC_LIP_FULL_LOGIN 0x72 /* Full login LIP. */
921 #define MBC_LOGIN_LOOP_PORT 0x74 /* Login Loop Port. */
922 #define MBC_PORT_NODE_NAME_LIST 0x75 /* Get port/node name list. */
923 #define MBC_INITIALIZE_RECEIVE_QUEUE 0x77 /* Initialize receive queue */
924 #define MBC_UNLOAD_IP 0x79 /* Shutdown IP */
925 #define MBC_GET_ID_LIST 0x7C /* Get Port ID list. */
926 #define MBC_SEND_LFA_COMMAND 0x7D /* Send Loop Fabric Address */
927 #define MBC_LUN_RESET 0x7E /* Send LUN reset */
928
929 /*
930 * all the Mt. Rainier mailbox command codes that clash with FC/FCoE ones
931 * should be defined with MBC_MR_*
932 */
933 #define MBC_MR_DRV_SHUTDOWN 0x6A
934
935 /*
936 * ISP24xx mailbox commands
937 */
938 #define MBC_SERDES_PARAMS 0x10 /* Serdes Tx Parameters. */
939 #define MBC_GET_IOCB_STATUS 0x12 /* Get IOCB status command. */
940 #define MBC_PORT_PARAMS 0x1A /* Port iDMA Parameters. */
941 #define MBC_GET_TIMEOUT_PARAMS 0x22 /* Get FW timeouts. */
942 #define MBC_TRACE_CONTROL 0x27 /* Trace control command. */
943 #define MBC_GEN_SYSTEM_ERROR 0x2a /* Generate System Error. */
944 #define MBC_WRITE_SFP 0x30 /* Write SFP Data. */
945 #define MBC_READ_SFP 0x31 /* Read SFP Data. */
946 #define MBC_SET_TIMEOUT_PARAMS 0x32 /* Set FW timeouts. */
947 #define MBC_MID_INITIALIZE_FIRMWARE 0x48 /* MID Initialize firmware. */
948 #define MBC_MID_GET_VP_DATABASE 0x49 /* MID Get VP Database. */
949 #define MBC_MID_GET_VP_ENTRY 0x4a /* MID Get VP Entry. */
950 #define MBC_HOST_MEMORY_COPY 0x53 /* Host Memory Copy. */
951 #define MBC_SEND_RNFT_ELS 0x5e /* Send RNFT ELS request */
952 #define MBC_GET_LINK_PRIV_STATS 0x6d /* Get link & private data. */
953 #define MBC_LINK_INITIALIZATION 0x72 /* Do link initialization. */
954 #define MBC_SET_VENDOR_ID 0x76 /* Set Vendor ID. */
955 #define MBC_PORT_RESET 0x120 /* Port Reset */
956 #define MBC_SET_PORT_CONFIG 0x122 /* Set port configuration */
957 #define MBC_GET_PORT_CONFIG 0x123 /* Get port configuration */
958
959 /*
960 * ISP81xx mailbox commands
961 */
962 #define MBC_WRITE_MPI_REGISTER 0x01 /* Write MPI Register. */
963
964 /* Firmware return data sizes */
965 #define FCAL_MAP_SIZE 128
966
967 /* Mailbox bit definitions for out_mb and in_mb */
968 #define MBX_31 BIT_31
969 #define MBX_30 BIT_30
970 #define MBX_29 BIT_29
971 #define MBX_28 BIT_28
972 #define MBX_27 BIT_27
973 #define MBX_26 BIT_26
974 #define MBX_25 BIT_25
975 #define MBX_24 BIT_24
976 #define MBX_23 BIT_23
977 #define MBX_22 BIT_22
978 #define MBX_21 BIT_21
979 #define MBX_20 BIT_20
980 #define MBX_19 BIT_19
981 #define MBX_18 BIT_18
982 #define MBX_17 BIT_17
983 #define MBX_16 BIT_16
984 #define MBX_15 BIT_15
985 #define MBX_14 BIT_14
986 #define MBX_13 BIT_13
987 #define MBX_12 BIT_12
988 #define MBX_11 BIT_11
989 #define MBX_10 BIT_10
990 #define MBX_9 BIT_9
991 #define MBX_8 BIT_8
992 #define MBX_7 BIT_7
993 #define MBX_6 BIT_6
994 #define MBX_5 BIT_5
995 #define MBX_4 BIT_4
996 #define MBX_3 BIT_3
997 #define MBX_2 BIT_2
998 #define MBX_1 BIT_1
999 #define MBX_0 BIT_0
1000
1001 #define RNID_TYPE_ASIC_TEMP 0xC
1002
1003 /*
1004 * Firmware state codes from get firmware state mailbox command
1005 */
1006 #define FSTATE_CONFIG_WAIT 0
1007 #define FSTATE_WAIT_AL_PA 1
1008 #define FSTATE_WAIT_LOGIN 2
1009 #define FSTATE_READY 3
1010 #define FSTATE_LOSS_OF_SYNC 4
1011 #define FSTATE_ERROR 5
1012 #define FSTATE_REINIT 6
1013 #define FSTATE_NON_PART 7
1014
1015 #define FSTATE_CONFIG_CORRECT 0
1016 #define FSTATE_P2P_RCV_LIP 1
1017 #define FSTATE_P2P_CHOOSE_LOOP 2
1018 #define FSTATE_P2P_RCV_UNIDEN_LIP 3
1019 #define FSTATE_FATAL_ERROR 4
1020 #define FSTATE_LOOP_BACK_CONN 5
1021
1022 /*
1023 * Port Database structure definition
1024 * Little endian except where noted.
1025 */
1026 #define PORT_DATABASE_SIZE 128 /* bytes */
1027 typedef struct {
1028 uint8_t options;
1029 uint8_t control;
1030 uint8_t master_state;
1031 uint8_t slave_state;
1032 uint8_t reserved[2];
1033 uint8_t hard_address;
1034 uint8_t reserved_1;
1035 uint8_t port_id[4];
1036 uint8_t node_name[WWN_SIZE];
1037 uint8_t port_name[WWN_SIZE];
1038 uint16_t execution_throttle;
1039 uint16_t execution_count;
1040 uint8_t reset_count;
1041 uint8_t reserved_2;
1042 uint16_t resource_allocation;
1043 uint16_t current_allocation;
1044 uint16_t queue_head;
1045 uint16_t queue_tail;
1046 uint16_t transmit_execution_list_next;
1047 uint16_t transmit_execution_list_previous;
1048 uint16_t common_features;
1049 uint16_t total_concurrent_sequences;
1050 uint16_t RO_by_information_category;
1051 uint8_t recipient;
1052 uint8_t initiator;
1053 uint16_t receive_data_size;
1054 uint16_t concurrent_sequences;
1055 uint16_t open_sequences_per_exchange;
1056 uint16_t lun_abort_flags;
1057 uint16_t lun_stop_flags;
1058 uint16_t stop_queue_head;
1059 uint16_t stop_queue_tail;
1060 uint16_t port_retry_timer;
1061 uint16_t next_sequence_id;
1062 uint16_t frame_count;
1063 uint16_t PRLI_payload_length;
1064 uint8_t prli_svc_param_word_0[2]; /* Big endian */
1065 /* Bits 15-0 of word 0 */
1066 uint8_t prli_svc_param_word_3[2]; /* Big endian */
1067 /* Bits 15-0 of word 3 */
1068 uint16_t loop_id;
1069 uint16_t extended_lun_info_list_pointer;
1070 uint16_t extended_lun_stop_list_pointer;
1071 } port_database_t;
1072
1073 /*
1074 * Port database slave/master states
1075 */
1076 #define PD_STATE_DISCOVERY 0
1077 #define PD_STATE_WAIT_DISCOVERY_ACK 1
1078 #define PD_STATE_PORT_LOGIN 2
1079 #define PD_STATE_WAIT_PORT_LOGIN_ACK 3
1080 #define PD_STATE_PROCESS_LOGIN 4
1081 #define PD_STATE_WAIT_PROCESS_LOGIN_ACK 5
1082 #define PD_STATE_PORT_LOGGED_IN 6
1083 #define PD_STATE_PORT_UNAVAILABLE 7
1084 #define PD_STATE_PROCESS_LOGOUT 8
1085 #define PD_STATE_WAIT_PROCESS_LOGOUT_ACK 9
1086 #define PD_STATE_PORT_LOGOUT 10
1087 #define PD_STATE_WAIT_PORT_LOGOUT_ACK 11
1088
1089
1090 #define QLA_ZIO_MODE_6 (BIT_2 | BIT_1)
1091 #define QLA_ZIO_DISABLED 0
1092 #define QLA_ZIO_DEFAULT_TIMER 2
1093
1094 /*
1095 * ISP Initialization Control Block.
1096 * Little endian except where noted.
1097 */
1098 #define ICB_VERSION 1
1099 typedef struct {
1100 uint8_t version;
1101 uint8_t reserved_1;
1102
1103 /*
1104 * LSB BIT 0 = Enable Hard Loop Id
1105 * LSB BIT 1 = Enable Fairness
1106 * LSB BIT 2 = Enable Full-Duplex
1107 * LSB BIT 3 = Enable Fast Posting
1108 * LSB BIT 4 = Enable Target Mode
1109 * LSB BIT 5 = Disable Initiator Mode
1110 * LSB BIT 6 = Enable ADISC
1111 * LSB BIT 7 = Enable Target Inquiry Data
1112 *
1113 * MSB BIT 0 = Enable PDBC Notify
1114 * MSB BIT 1 = Non Participating LIP
1115 * MSB BIT 2 = Descending Loop ID Search
1116 * MSB BIT 3 = Acquire Loop ID in LIPA
1117 * MSB BIT 4 = Stop PortQ on Full Status
1118 * MSB BIT 5 = Full Login after LIP
1119 * MSB BIT 6 = Node Name Option
1120 * MSB BIT 7 = Ext IFWCB enable bit
1121 */
1122 uint8_t firmware_options[2];
1123
1124 uint16_t frame_payload_size;
1125 uint16_t max_iocb_allocation;
1126 uint16_t execution_throttle;
1127 uint8_t retry_count;
1128 uint8_t retry_delay; /* unused */
1129 uint8_t port_name[WWN_SIZE]; /* Big endian. */
1130 uint16_t hard_address;
1131 uint8_t inquiry_data;
1132 uint8_t login_timeout;
1133 uint8_t node_name[WWN_SIZE]; /* Big endian. */
1134
1135 uint16_t request_q_outpointer;
1136 uint16_t response_q_inpointer;
1137 uint16_t request_q_length;
1138 uint16_t response_q_length;
1139 uint32_t request_q_address[2];
1140 uint32_t response_q_address[2];
1141
1142 uint16_t lun_enables;
1143 uint8_t command_resource_count;
1144 uint8_t immediate_notify_resource_count;
1145 uint16_t timeout;
1146 uint8_t reserved_2[2];
1147
1148 /*
1149 * LSB BIT 0 = Timer Operation mode bit 0
1150 * LSB BIT 1 = Timer Operation mode bit 1
1151 * LSB BIT 2 = Timer Operation mode bit 2
1152 * LSB BIT 3 = Timer Operation mode bit 3
1153 * LSB BIT 4 = Init Config Mode bit 0
1154 * LSB BIT 5 = Init Config Mode bit 1
1155 * LSB BIT 6 = Init Config Mode bit 2
1156 * LSB BIT 7 = Enable Non part on LIHA failure
1157 *
1158 * MSB BIT 0 = Enable class 2
1159 * MSB BIT 1 = Enable ACK0
1160 * MSB BIT 2 =
1161 * MSB BIT 3 =
1162 * MSB BIT 4 = FC Tape Enable
1163 * MSB BIT 5 = Enable FC Confirm
1164 * MSB BIT 6 = Enable command queuing in target mode
1165 * MSB BIT 7 = No Logo On Link Down
1166 */
1167 uint8_t add_firmware_options[2];
1168
1169 uint8_t response_accumulation_timer;
1170 uint8_t interrupt_delay_timer;
1171
1172 /*
1173 * LSB BIT 0 = Enable Read xfr_rdy
1174 * LSB BIT 1 = Soft ID only
1175 * LSB BIT 2 =
1176 * LSB BIT 3 =
1177 * LSB BIT 4 = FCP RSP Payload [0]
1178 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
1179 * LSB BIT 6 = Enable Out-of-Order frame handling
1180 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
1181 *
1182 * MSB BIT 0 = Sbus enable - 2300
1183 * MSB BIT 1 =
1184 * MSB BIT 2 =
1185 * MSB BIT 3 =
1186 * MSB BIT 4 = LED mode
1187 * MSB BIT 5 = enable 50 ohm termination
1188 * MSB BIT 6 = Data Rate (2300 only)
1189 * MSB BIT 7 = Data Rate (2300 only)
1190 */
1191 uint8_t special_options[2];
1192
1193 uint8_t reserved_3[26];
1194 } init_cb_t;
1195
1196
1197 struct init_cb_fx {
1198 uint16_t version;
1199 uint16_t reserved_1[13];
1200 __le16 request_q_outpointer;
1201 __le16 response_q_inpointer;
1202 uint16_t reserved_2[2];
1203 __le16 response_q_length;
1204 __le16 request_q_length;
1205 uint16_t reserved_3[2];
1206 __le32 request_q_address[2];
1207 __le32 response_q_address[2];
1208 uint16_t reserved_4[4];
1209 uint8_t response_q_msivec;
1210 uint8_t reserved_5[19];
1211 uint16_t interrupt_delay_timer;
1212 uint16_t reserved_6;
1213 uint32_t fwoptions1;
1214 uint32_t fwoptions2;
1215 uint32_t fwoptions3;
1216 uint8_t reserved_7[24];
1217 };
1218
1219
1220 /*
1221 * Get Link Status mailbox command return buffer.
1222 */
1223 #define GLSO_SEND_RPS BIT_0
1224 #define GLSO_USE_DID BIT_3
1225
1226 struct link_statistics {
1227 uint32_t link_fail_cnt;
1228 uint32_t loss_sync_cnt;
1229 uint32_t loss_sig_cnt;
1230 uint32_t prim_seq_err_cnt;
1231 uint32_t inval_xmit_word_cnt;
1232 uint32_t inval_crc_cnt;
1233 uint32_t lip_cnt;
1234 uint32_t unused1[0x1a];
1235 uint32_t tx_frames;
1236 uint32_t rx_frames;
1237 uint32_t dumped_frames;
1238 uint32_t unused2[2];
1239 uint32_t nos_rcvd;
1240 };
1241
1242 /*
1243 * NVRAM Command values.
1244 */
1245 #define NV_START_BIT BIT_2
1246 #define NV_WRITE_OP (BIT_26+BIT_24)
1247 #define NV_READ_OP (BIT_26+BIT_25)
1248 #define NV_ERASE_OP (BIT_26+BIT_25+BIT_24)
1249 #define NV_MASK_OP (BIT_26+BIT_25+BIT_24)
1250 #define NV_DELAY_COUNT 10
1251
1252 /*
1253 * QLogic ISP2100, ISP2200 and ISP2300 NVRAM structure definition.
1254 */
1255 typedef struct {
1256 /*
1257 * NVRAM header
1258 */
1259 uint8_t id[4];
1260 uint8_t nvram_version;
1261 uint8_t reserved_0;
1262
1263 /*
1264 * NVRAM RISC parameter block
1265 */
1266 uint8_t parameter_block_version;
1267 uint8_t reserved_1;
1268
1269 /*
1270 * LSB BIT 0 = Enable Hard Loop Id
1271 * LSB BIT 1 = Enable Fairness
1272 * LSB BIT 2 = Enable Full-Duplex
1273 * LSB BIT 3 = Enable Fast Posting
1274 * LSB BIT 4 = Enable Target Mode
1275 * LSB BIT 5 = Disable Initiator Mode
1276 * LSB BIT 6 = Enable ADISC
1277 * LSB BIT 7 = Enable Target Inquiry Data
1278 *
1279 * MSB BIT 0 = Enable PDBC Notify
1280 * MSB BIT 1 = Non Participating LIP
1281 * MSB BIT 2 = Descending Loop ID Search
1282 * MSB BIT 3 = Acquire Loop ID in LIPA
1283 * MSB BIT 4 = Stop PortQ on Full Status
1284 * MSB BIT 5 = Full Login after LIP
1285 * MSB BIT 6 = Node Name Option
1286 * MSB BIT 7 = Ext IFWCB enable bit
1287 */
1288 uint8_t firmware_options[2];
1289
1290 uint16_t frame_payload_size;
1291 uint16_t max_iocb_allocation;
1292 uint16_t execution_throttle;
1293 uint8_t retry_count;
1294 uint8_t retry_delay; /* unused */
1295 uint8_t port_name[WWN_SIZE]; /* Big endian. */
1296 uint16_t hard_address;
1297 uint8_t inquiry_data;
1298 uint8_t login_timeout;
1299 uint8_t node_name[WWN_SIZE]; /* Big endian. */
1300
1301 /*
1302 * LSB BIT 0 = Timer Operation mode bit 0
1303 * LSB BIT 1 = Timer Operation mode bit 1
1304 * LSB BIT 2 = Timer Operation mode bit 2
1305 * LSB BIT 3 = Timer Operation mode bit 3
1306 * LSB BIT 4 = Init Config Mode bit 0
1307 * LSB BIT 5 = Init Config Mode bit 1
1308 * LSB BIT 6 = Init Config Mode bit 2
1309 * LSB BIT 7 = Enable Non part on LIHA failure
1310 *
1311 * MSB BIT 0 = Enable class 2
1312 * MSB BIT 1 = Enable ACK0
1313 * MSB BIT 2 =
1314 * MSB BIT 3 =
1315 * MSB BIT 4 = FC Tape Enable
1316 * MSB BIT 5 = Enable FC Confirm
1317 * MSB BIT 6 = Enable command queuing in target mode
1318 * MSB BIT 7 = No Logo On Link Down
1319 */
1320 uint8_t add_firmware_options[2];
1321
1322 uint8_t response_accumulation_timer;
1323 uint8_t interrupt_delay_timer;
1324
1325 /*
1326 * LSB BIT 0 = Enable Read xfr_rdy
1327 * LSB BIT 1 = Soft ID only
1328 * LSB BIT 2 =
1329 * LSB BIT 3 =
1330 * LSB BIT 4 = FCP RSP Payload [0]
1331 * LSB BIT 5 = FCP RSP Payload [1] / Sbus enable - 2200
1332 * LSB BIT 6 = Enable Out-of-Order frame handling
1333 * LSB BIT 7 = Disable Automatic PLOGI on Local Loop
1334 *
1335 * MSB BIT 0 = Sbus enable - 2300
1336 * MSB BIT 1 =
1337 * MSB BIT 2 =
1338 * MSB BIT 3 =
1339 * MSB BIT 4 = LED mode
1340 * MSB BIT 5 = enable 50 ohm termination
1341 * MSB BIT 6 = Data Rate (2300 only)
1342 * MSB BIT 7 = Data Rate (2300 only)
1343 */
1344 uint8_t special_options[2];
1345
1346 /* Reserved for expanded RISC parameter block */
1347 uint8_t reserved_2[22];
1348
1349 /*
1350 * LSB BIT 0 = Tx Sensitivity 1G bit 0
1351 * LSB BIT 1 = Tx Sensitivity 1G bit 1
1352 * LSB BIT 2 = Tx Sensitivity 1G bit 2
1353 * LSB BIT 3 = Tx Sensitivity 1G bit 3
1354 * LSB BIT 4 = Rx Sensitivity 1G bit 0
1355 * LSB BIT 5 = Rx Sensitivity 1G bit 1
1356 * LSB BIT 6 = Rx Sensitivity 1G bit 2
1357 * LSB BIT 7 = Rx Sensitivity 1G bit 3
1358 *
1359 * MSB BIT 0 = Tx Sensitivity 2G bit 0
1360 * MSB BIT 1 = Tx Sensitivity 2G bit 1
1361 * MSB BIT 2 = Tx Sensitivity 2G bit 2
1362 * MSB BIT 3 = Tx Sensitivity 2G bit 3
1363 * MSB BIT 4 = Rx Sensitivity 2G bit 0
1364 * MSB BIT 5 = Rx Sensitivity 2G bit 1
1365 * MSB BIT 6 = Rx Sensitivity 2G bit 2
1366 * MSB BIT 7 = Rx Sensitivity 2G bit 3
1367 *
1368 * LSB BIT 0 = Output Swing 1G bit 0
1369 * LSB BIT 1 = Output Swing 1G bit 1
1370 * LSB BIT 2 = Output Swing 1G bit 2
1371 * LSB BIT 3 = Output Emphasis 1G bit 0
1372 * LSB BIT 4 = Output Emphasis 1G bit 1
1373 * LSB BIT 5 = Output Swing 2G bit 0
1374 * LSB BIT 6 = Output Swing 2G bit 1
1375 * LSB BIT 7 = Output Swing 2G bit 2
1376 *
1377 * MSB BIT 0 = Output Emphasis 2G bit 0
1378 * MSB BIT 1 = Output Emphasis 2G bit 1
1379 * MSB BIT 2 = Output Enable
1380 * MSB BIT 3 =
1381 * MSB BIT 4 =
1382 * MSB BIT 5 =
1383 * MSB BIT 6 =
1384 * MSB BIT 7 =
1385 */
1386 uint8_t seriallink_options[4];
1387
1388 /*
1389 * NVRAM host parameter block
1390 *
1391 * LSB BIT 0 = Enable spinup delay
1392 * LSB BIT 1 = Disable BIOS
1393 * LSB BIT 2 = Enable Memory Map BIOS
1394 * LSB BIT 3 = Enable Selectable Boot
1395 * LSB BIT 4 = Disable RISC code load
1396 * LSB BIT 5 = Set cache line size 1
1397 * LSB BIT 6 = PCI Parity Disable
1398 * LSB BIT 7 = Enable extended logging
1399 *
1400 * MSB BIT 0 = Enable 64bit addressing
1401 * MSB BIT 1 = Enable lip reset
1402 * MSB BIT 2 = Enable lip full login
1403 * MSB BIT 3 = Enable target reset
1404 * MSB BIT 4 = Enable database storage
1405 * MSB BIT 5 = Enable cache flush read
1406 * MSB BIT 6 = Enable database load
1407 * MSB BIT 7 = Enable alternate WWN
1408 */
1409 uint8_t host_p[2];
1410
1411 uint8_t boot_node_name[WWN_SIZE];
1412 uint8_t boot_lun_number;
1413 uint8_t reset_delay;
1414 uint8_t port_down_retry_count;
1415 uint8_t boot_id_number;
1416 uint16_t max_luns_per_target;
1417 uint8_t fcode_boot_port_name[WWN_SIZE];
1418 uint8_t alternate_port_name[WWN_SIZE];
1419 uint8_t alternate_node_name[WWN_SIZE];
1420
1421 /*
1422 * BIT 0 = Selective Login
1423 * BIT 1 = Alt-Boot Enable
1424 * BIT 2 =
1425 * BIT 3 = Boot Order List
1426 * BIT 4 =
1427 * BIT 5 = Selective LUN
1428 * BIT 6 =
1429 * BIT 7 = unused
1430 */
1431 uint8_t efi_parameters;
1432
1433 uint8_t link_down_timeout;
1434
1435 uint8_t adapter_id[16];
1436
1437 uint8_t alt1_boot_node_name[WWN_SIZE];
1438 uint16_t alt1_boot_lun_number;
1439 uint8_t alt2_boot_node_name[WWN_SIZE];
1440 uint16_t alt2_boot_lun_number;
1441 uint8_t alt3_boot_node_name[WWN_SIZE];
1442 uint16_t alt3_boot_lun_number;
1443 uint8_t alt4_boot_node_name[WWN_SIZE];
1444 uint16_t alt4_boot_lun_number;
1445 uint8_t alt5_boot_node_name[WWN_SIZE];
1446 uint16_t alt5_boot_lun_number;
1447 uint8_t alt6_boot_node_name[WWN_SIZE];
1448 uint16_t alt6_boot_lun_number;
1449 uint8_t alt7_boot_node_name[WWN_SIZE];
1450 uint16_t alt7_boot_lun_number;
1451
1452 uint8_t reserved_3[2];
1453
1454 /* Offset 200-215 : Model Number */
1455 uint8_t model_number[16];
1456
1457 /* OEM related items */
1458 uint8_t oem_specific[16];
1459
1460 /*
1461 * NVRAM Adapter Features offset 232-239
1462 *
1463 * LSB BIT 0 = External GBIC
1464 * LSB BIT 1 = Risc RAM parity
1465 * LSB BIT 2 = Buffer Plus Module
1466 * LSB BIT 3 = Multi Chip Adapter
1467 * LSB BIT 4 = Internal connector
1468 * LSB BIT 5 =
1469 * LSB BIT 6 =
1470 * LSB BIT 7 =
1471 *
1472 * MSB BIT 0 =
1473 * MSB BIT 1 =
1474 * MSB BIT 2 =
1475 * MSB BIT 3 =
1476 * MSB BIT 4 =
1477 * MSB BIT 5 =
1478 * MSB BIT 6 =
1479 * MSB BIT 7 =
1480 */
1481 uint8_t adapter_features[2];
1482
1483 uint8_t reserved_4[16];
1484
1485 /* Subsystem vendor ID for ISP2200 */
1486 uint16_t subsystem_vendor_id_2200;
1487
1488 /* Subsystem device ID for ISP2200 */
1489 uint16_t subsystem_device_id_2200;
1490
1491 uint8_t reserved_5;
1492 uint8_t checksum;
1493 } nvram_t;
1494
1495 /*
1496 * ISP queue - response queue entry definition.
1497 */
1498 typedef struct {
1499 uint8_t entry_type; /* Entry type. */
1500 uint8_t entry_count; /* Entry count. */
1501 uint8_t sys_define; /* System defined. */
1502 uint8_t entry_status; /* Entry Status. */
1503 uint32_t handle; /* System defined handle */
1504 uint8_t data[52];
1505 uint32_t signature;
1506 #define RESPONSE_PROCESSED 0xDEADDEAD /* Signature */
1507 } response_t;
1508
1509 /*
1510 * ISP queue - ATIO queue entry definition.
1511 */
1512 struct atio {
1513 uint8_t entry_type; /* Entry type. */
1514 uint8_t entry_count; /* Entry count. */
1515 uint8_t data[58];
1516 uint32_t signature;
1517 #define ATIO_PROCESSED 0xDEADDEAD /* Signature */
1518 };
1519
1520 typedef union {
1521 uint16_t extended;
1522 struct {
1523 uint8_t reserved;
1524 uint8_t standard;
1525 } id;
1526 } target_id_t;
1527
1528 #define SET_TARGET_ID(ha, to, from) \
1529 do { \
1530 if (HAS_EXTENDED_IDS(ha)) \
1531 to.extended = cpu_to_le16(from); \
1532 else \
1533 to.id.standard = (uint8_t)from; \
1534 } while (0)
1535
1536 /*
1537 * ISP queue - command entry structure definition.
1538 */
1539 #define COMMAND_TYPE 0x11 /* Command entry */
1540 typedef struct {
1541 uint8_t entry_type; /* Entry type. */
1542 uint8_t entry_count; /* Entry count. */
1543 uint8_t sys_define; /* System defined. */
1544 uint8_t entry_status; /* Entry Status. */
1545 uint32_t handle; /* System handle. */
1546 target_id_t target; /* SCSI ID */
1547 uint16_t lun; /* SCSI LUN */
1548 uint16_t control_flags; /* Control flags. */
1549 #define CF_WRITE BIT_6
1550 #define CF_READ BIT_5
1551 #define CF_SIMPLE_TAG BIT_3
1552 #define CF_ORDERED_TAG BIT_2
1553 #define CF_HEAD_TAG BIT_1
1554 uint16_t reserved_1;
1555 uint16_t timeout; /* Command timeout. */
1556 uint16_t dseg_count; /* Data segment count. */
1557 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1558 uint32_t byte_count; /* Total byte count. */
1559 uint32_t dseg_0_address; /* Data segment 0 address. */
1560 uint32_t dseg_0_length; /* Data segment 0 length. */
1561 uint32_t dseg_1_address; /* Data segment 1 address. */
1562 uint32_t dseg_1_length; /* Data segment 1 length. */
1563 uint32_t dseg_2_address; /* Data segment 2 address. */
1564 uint32_t dseg_2_length; /* Data segment 2 length. */
1565 } cmd_entry_t;
1566
1567 /*
1568 * ISP queue - 64-Bit addressing, command entry structure definition.
1569 */
1570 #define COMMAND_A64_TYPE 0x19 /* Command A64 entry */
1571 typedef struct {
1572 uint8_t entry_type; /* Entry type. */
1573 uint8_t entry_count; /* Entry count. */
1574 uint8_t sys_define; /* System defined. */
1575 uint8_t entry_status; /* Entry Status. */
1576 uint32_t handle; /* System handle. */
1577 target_id_t target; /* SCSI ID */
1578 uint16_t lun; /* SCSI LUN */
1579 uint16_t control_flags; /* Control flags. */
1580 uint16_t reserved_1;
1581 uint16_t timeout; /* Command timeout. */
1582 uint16_t dseg_count; /* Data segment count. */
1583 uint8_t scsi_cdb[MAX_CMDSZ]; /* SCSI command words. */
1584 uint32_t byte_count; /* Total byte count. */
1585 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
1586 uint32_t dseg_0_length; /* Data segment 0 length. */
1587 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
1588 uint32_t dseg_1_length; /* Data segment 1 length. */
1589 } cmd_a64_entry_t, request_t;
1590
1591 /*
1592 * ISP queue - continuation entry structure definition.
1593 */
1594 #define CONTINUE_TYPE 0x02 /* Continuation entry. */
1595 typedef struct {
1596 uint8_t entry_type; /* Entry type. */
1597 uint8_t entry_count; /* Entry count. */
1598 uint8_t sys_define; /* System defined. */
1599 uint8_t entry_status; /* Entry Status. */
1600 uint32_t reserved;
1601 uint32_t dseg_0_address; /* Data segment 0 address. */
1602 uint32_t dseg_0_length; /* Data segment 0 length. */
1603 uint32_t dseg_1_address; /* Data segment 1 address. */
1604 uint32_t dseg_1_length; /* Data segment 1 length. */
1605 uint32_t dseg_2_address; /* Data segment 2 address. */
1606 uint32_t dseg_2_length; /* Data segment 2 length. */
1607 uint32_t dseg_3_address; /* Data segment 3 address. */
1608 uint32_t dseg_3_length; /* Data segment 3 length. */
1609 uint32_t dseg_4_address; /* Data segment 4 address. */
1610 uint32_t dseg_4_length; /* Data segment 4 length. */
1611 uint32_t dseg_5_address; /* Data segment 5 address. */
1612 uint32_t dseg_5_length; /* Data segment 5 length. */
1613 uint32_t dseg_6_address; /* Data segment 6 address. */
1614 uint32_t dseg_6_length; /* Data segment 6 length. */
1615 } cont_entry_t;
1616
1617 /*
1618 * ISP queue - 64-Bit addressing, continuation entry structure definition.
1619 */
1620 #define CONTINUE_A64_TYPE 0x0A /* Continuation A64 entry. */
1621 typedef struct {
1622 uint8_t entry_type; /* Entry type. */
1623 uint8_t entry_count; /* Entry count. */
1624 uint8_t sys_define; /* System defined. */
1625 uint8_t entry_status; /* Entry Status. */
1626 uint32_t dseg_0_address[2]; /* Data segment 0 address. */
1627 uint32_t dseg_0_length; /* Data segment 0 length. */
1628 uint32_t dseg_1_address[2]; /* Data segment 1 address. */
1629 uint32_t dseg_1_length; /* Data segment 1 length. */
1630 uint32_t dseg_2_address [2]; /* Data segment 2 address. */
1631 uint32_t dseg_2_length; /* Data segment 2 length. */
1632 uint32_t dseg_3_address[2]; /* Data segment 3 address. */
1633 uint32_t dseg_3_length; /* Data segment 3 length. */
1634 uint32_t dseg_4_address[2]; /* Data segment 4 address. */
1635 uint32_t dseg_4_length; /* Data segment 4 length. */
1636 } cont_a64_entry_t;
1637
1638 #define PO_MODE_DIF_INSERT 0
1639 #define PO_MODE_DIF_REMOVE 1
1640 #define PO_MODE_DIF_PASS 2
1641 #define PO_MODE_DIF_REPLACE 3
1642 #define PO_MODE_DIF_TCP_CKSUM 6
1643 #define PO_ENABLE_DIF_BUNDLING BIT_8
1644 #define PO_ENABLE_INCR_GUARD_SEED BIT_3
1645 #define PO_DISABLE_INCR_REF_TAG BIT_5
1646 #define PO_DISABLE_GUARD_CHECK BIT_4
1647 /*
1648 * ISP queue - 64-Bit addressing, continuation crc entry structure definition.
1649 */
1650 struct crc_context {
1651 uint32_t handle; /* System handle. */
1652 uint32_t ref_tag;
1653 uint16_t app_tag;
1654 uint8_t ref_tag_mask[4]; /* Validation/Replacement Mask*/
1655 uint8_t app_tag_mask[2]; /* Validation/Replacement Mask*/
1656 uint16_t guard_seed; /* Initial Guard Seed */
1657 uint16_t prot_opts; /* Requested Data Protection Mode */
1658 uint16_t blk_size; /* Data size in bytes */
1659 uint16_t runt_blk_guard; /* Guard value for runt block (tape
1660 * only) */
1661 uint32_t byte_count; /* Total byte count/ total data
1662 * transfer count */
1663 union {
1664 struct {
1665 uint32_t reserved_1;
1666 uint16_t reserved_2;
1667 uint16_t reserved_3;
1668 uint32_t reserved_4;
1669 uint32_t data_address[2];
1670 uint32_t data_length;
1671 uint32_t reserved_5[2];
1672 uint32_t reserved_6;
1673 } nobundling;
1674 struct {
1675 uint32_t dif_byte_count; /* Total DIF byte
1676 * count */
1677 uint16_t reserved_1;
1678 uint16_t dseg_count; /* Data segment count */
1679 uint32_t reserved_2;
1680 uint32_t data_address[2];
1681 uint32_t data_length;
1682 uint32_t dif_address[2];
1683 uint32_t dif_length; /* Data segment 0
1684 * length */
1685 } bundling;
1686 } u;
1687
1688 struct fcp_cmnd fcp_cmnd;
1689 dma_addr_t crc_ctx_dma;
1690 /* List of DMA context transfers */
1691 struct list_head dsd_list;
1692
1693 /* This structure should not exceed 512 bytes */
1694 };
1695
1696 #define CRC_CONTEXT_LEN_FW (offsetof(struct crc_context, fcp_cmnd.lun))
1697 #define CRC_CONTEXT_FCPCMND_OFF (offsetof(struct crc_context, fcp_cmnd.lun))
1698
1699 /*
1700 * ISP queue - status entry structure definition.
1701 */
1702 #define STATUS_TYPE 0x03 /* Status entry. */
1703 typedef struct {
1704 uint8_t entry_type; /* Entry type. */
1705 uint8_t entry_count; /* Entry count. */
1706 uint8_t sys_define; /* System defined. */
1707 uint8_t entry_status; /* Entry Status. */
1708 uint32_t handle; /* System handle. */
1709 uint16_t scsi_status; /* SCSI status. */
1710 uint16_t comp_status; /* Completion status. */
1711 uint16_t state_flags; /* State flags. */
1712 uint16_t status_flags; /* Status flags. */
1713 uint16_t rsp_info_len; /* Response Info Length. */
1714 uint16_t req_sense_length; /* Request sense data length. */
1715 uint32_t residual_length; /* Residual transfer length. */
1716 uint8_t rsp_info[8]; /* FCP response information. */
1717 uint8_t req_sense_data[32]; /* Request sense data. */
1718 } sts_entry_t;
1719
1720 /*
1721 * Status entry entry status
1722 */
1723 #define RF_RQ_DMA_ERROR BIT_6 /* Request Queue DMA error. */
1724 #define RF_INV_E_ORDER BIT_5 /* Invalid entry order. */
1725 #define RF_INV_E_COUNT BIT_4 /* Invalid entry count. */
1726 #define RF_INV_E_PARAM BIT_3 /* Invalid entry parameter. */
1727 #define RF_INV_E_TYPE BIT_2 /* Invalid entry type. */
1728 #define RF_BUSY BIT_1 /* Busy */
1729 #define RF_MASK (RF_RQ_DMA_ERROR | RF_INV_E_ORDER | RF_INV_E_COUNT | \
1730 RF_INV_E_PARAM | RF_INV_E_TYPE | RF_BUSY)
1731 #define RF_MASK_24XX (RF_INV_E_ORDER | RF_INV_E_COUNT | RF_INV_E_PARAM | \
1732 RF_INV_E_TYPE)
1733
1734 /*
1735 * Status entry SCSI status bit definitions.
1736 */
1737 #define SS_MASK 0xfff /* Reserved bits BIT_12-BIT_15*/
1738 #define SS_RESIDUAL_UNDER BIT_11
1739 #define SS_RESIDUAL_OVER BIT_10
1740 #define SS_SENSE_LEN_VALID BIT_9
1741 #define SS_RESPONSE_INFO_LEN_VALID BIT_8
1742
1743 #define SS_RESERVE_CONFLICT (BIT_4 | BIT_3)
1744 #define SS_BUSY_CONDITION BIT_3
1745 #define SS_CONDITION_MET BIT_2
1746 #define SS_CHECK_CONDITION BIT_1
1747
1748 /*
1749 * Status entry completion status
1750 */
1751 #define CS_COMPLETE 0x0 /* No errors */
1752 #define CS_INCOMPLETE 0x1 /* Incomplete transfer of cmd. */
1753 #define CS_DMA 0x2 /* A DMA direction error. */
1754 #define CS_TRANSPORT 0x3 /* Transport error. */
1755 #define CS_RESET 0x4 /* SCSI bus reset occurred */
1756 #define CS_ABORTED 0x5 /* System aborted command. */
1757 #define CS_TIMEOUT 0x6 /* Timeout error. */
1758 #define CS_DATA_OVERRUN 0x7 /* Data overrun. */
1759 #define CS_DIF_ERROR 0xC /* DIF error detected */
1760
1761 #define CS_DATA_UNDERRUN 0x15 /* Data Underrun. */
1762 #define CS_QUEUE_FULL 0x1C /* Queue Full. */
1763 #define CS_PORT_UNAVAILABLE 0x28 /* Port unavailable */
1764 /* (selection timeout) */
1765 #define CS_PORT_LOGGED_OUT 0x29 /* Port Logged Out */
1766 #define CS_PORT_CONFIG_CHG 0x2A /* Port Configuration Changed */
1767 #define CS_PORT_BUSY 0x2B /* Port Busy */
1768 #define CS_COMPLETE_CHKCOND 0x30 /* Error? */
1769 #define CS_BAD_PAYLOAD 0x80 /* Driver defined */
1770 #define CS_UNKNOWN 0x81 /* Driver defined */
1771 #define CS_RETRY 0x82 /* Driver defined */
1772 #define CS_LOOP_DOWN_ABORT 0x83 /* Driver defined */
1773
1774 #define CS_BIDIR_RD_OVERRUN 0x700
1775 #define CS_BIDIR_RD_WR_OVERRUN 0x707
1776 #define CS_BIDIR_RD_OVERRUN_WR_UNDERRUN 0x715
1777 #define CS_BIDIR_RD_UNDERRUN 0x1500
1778 #define CS_BIDIR_RD_UNDERRUN_WR_OVERRUN 0x1507
1779 #define CS_BIDIR_RD_WR_UNDERRUN 0x1515
1780 #define CS_BIDIR_DMA 0x200
1781 /*
1782 * Status entry status flags
1783 */
1784 #define SF_ABTS_TERMINATED BIT_10
1785 #define SF_LOGOUT_SENT BIT_13
1786
1787 /*
1788 * ISP queue - status continuation entry structure definition.
1789 */
1790 #define STATUS_CONT_TYPE 0x10 /* Status continuation entry. */
1791 typedef struct {
1792 uint8_t entry_type; /* Entry type. */
1793 uint8_t entry_count; /* Entry count. */
1794 uint8_t sys_define; /* System defined. */
1795 uint8_t entry_status; /* Entry Status. */
1796 uint8_t data[60]; /* data */
1797 } sts_cont_entry_t;
1798
1799 /*
1800 * ISP queue - RIO Type 1 status entry (32 bit I/O entry handles)
1801 * structure definition.
1802 */
1803 #define STATUS_TYPE_21 0x21 /* Status entry. */
1804 typedef struct {
1805 uint8_t entry_type; /* Entry type. */
1806 uint8_t entry_count; /* Entry count. */
1807 uint8_t handle_count; /* Handle count. */
1808 uint8_t entry_status; /* Entry Status. */
1809 uint32_t handle[15]; /* System handles. */
1810 } sts21_entry_t;
1811
1812 /*
1813 * ISP queue - RIO Type 2 status entry (16 bit I/O entry handles)
1814 * structure definition.
1815 */
1816 #define STATUS_TYPE_22 0x22 /* Status entry. */
1817 typedef struct {
1818 uint8_t entry_type; /* Entry type. */
1819 uint8_t entry_count; /* Entry count. */
1820 uint8_t handle_count; /* Handle count. */
1821 uint8_t entry_status; /* Entry Status. */
1822 uint16_t handle[30]; /* System handles. */
1823 } sts22_entry_t;
1824
1825 /*
1826 * ISP queue - marker entry structure definition.
1827 */
1828 #define MARKER_TYPE 0x04 /* Marker entry. */
1829 typedef struct {
1830 uint8_t entry_type; /* Entry type. */
1831 uint8_t entry_count; /* Entry count. */
1832 uint8_t handle_count; /* Handle count. */
1833 uint8_t entry_status; /* Entry Status. */
1834 uint32_t sys_define_2; /* System defined. */
1835 target_id_t target; /* SCSI ID */
1836 uint8_t modifier; /* Modifier (7-0). */
1837 #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */
1838 #define MK_SYNC_ID 1 /* Synchronize ID */
1839 #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */
1840 #define MK_SYNC_LIP 3 /* Synchronize all ID/LUN, */
1841 /* clear port changed, */
1842 /* use sequence number. */
1843 uint8_t reserved_1;
1844 uint16_t sequence_number; /* Sequence number of event */
1845 uint16_t lun; /* SCSI LUN */
1846 uint8_t reserved_2[48];
1847 } mrk_entry_t;
1848
1849 /*
1850 * ISP queue - Management Server entry structure definition.
1851 */
1852 #define MS_IOCB_TYPE 0x29 /* Management Server IOCB entry */
1853 typedef struct {
1854 uint8_t entry_type; /* Entry type. */
1855 uint8_t entry_count; /* Entry count. */
1856 uint8_t handle_count; /* Handle count. */
1857 uint8_t entry_status; /* Entry Status. */
1858 uint32_t handle1; /* System handle. */
1859 target_id_t loop_id;
1860 uint16_t status;
1861 uint16_t control_flags; /* Control flags. */
1862 uint16_t reserved2;
1863 uint16_t timeout;
1864 uint16_t cmd_dsd_count;
1865 uint16_t total_dsd_count;
1866 uint8_t type;
1867 uint8_t r_ctl;
1868 uint16_t rx_id;
1869 uint16_t reserved3;
1870 uint32_t handle2;
1871 uint32_t rsp_bytecount;
1872 uint32_t req_bytecount;
1873 uint32_t dseg_req_address[2]; /* Data segment 0 address. */
1874 uint32_t dseg_req_length; /* Data segment 0 length. */
1875 uint32_t dseg_rsp_address[2]; /* Data segment 1 address. */
1876 uint32_t dseg_rsp_length; /* Data segment 1 length. */
1877 } ms_iocb_entry_t;
1878
1879
1880 /*
1881 * ISP queue - Mailbox Command entry structure definition.
1882 */
1883 #define MBX_IOCB_TYPE 0x39
1884 struct mbx_entry {
1885 uint8_t entry_type;
1886 uint8_t entry_count;
1887 uint8_t sys_define1;
1888 /* Use sys_define1 for source type */
1889 #define SOURCE_SCSI 0x00
1890 #define SOURCE_IP 0x01
1891 #define SOURCE_VI 0x02
1892 #define SOURCE_SCTP 0x03
1893 #define SOURCE_MP 0x04
1894 #define SOURCE_MPIOCTL 0x05
1895 #define SOURCE_ASYNC_IOCB 0x07
1896
1897 uint8_t entry_status;
1898
1899 uint32_t handle;
1900 target_id_t loop_id;
1901
1902 uint16_t status;
1903 uint16_t state_flags;
1904 uint16_t status_flags;
1905
1906 uint32_t sys_define2[2];
1907
1908 uint16_t mb0;
1909 uint16_t mb1;
1910 uint16_t mb2;
1911 uint16_t mb3;
1912 uint16_t mb6;
1913 uint16_t mb7;
1914 uint16_t mb9;
1915 uint16_t mb10;
1916 uint32_t reserved_2[2];
1917 uint8_t node_name[WWN_SIZE];
1918 uint8_t port_name[WWN_SIZE];
1919 };
1920
1921 /*
1922 * ISP request and response queue entry sizes
1923 */
1924 #define RESPONSE_ENTRY_SIZE (sizeof(response_t))
1925 #define REQUEST_ENTRY_SIZE (sizeof(request_t))
1926
1927
1928 /*
1929 * 24 bit port ID type definition.
1930 */
1931 typedef union {
1932 uint32_t b24 : 24;
1933
1934 struct {
1935 #ifdef __BIG_ENDIAN
1936 uint8_t domain;
1937 uint8_t area;
1938 uint8_t al_pa;
1939 #elif defined(__LITTLE_ENDIAN)
1940 uint8_t al_pa;
1941 uint8_t area;
1942 uint8_t domain;
1943 #else
1944 #error "__BIG_ENDIAN or __LITTLE_ENDIAN must be defined!"
1945 #endif
1946 uint8_t rsvd_1;
1947 } b;
1948 } port_id_t;
1949 #define INVALID_PORT_ID 0xFFFFFF
1950
1951 /*
1952 * Switch info gathering structure.
1953 */
1954 typedef struct {
1955 port_id_t d_id;
1956 uint8_t node_name[WWN_SIZE];
1957 uint8_t port_name[WWN_SIZE];
1958 uint8_t fabric_port_name[WWN_SIZE];
1959 uint16_t fp_speed;
1960 uint8_t fc4_type;
1961 } sw_info_t;
1962
1963 /* FCP-4 types */
1964 #define FC4_TYPE_FCP_SCSI 0x08
1965 #define FC4_TYPE_OTHER 0x0
1966 #define FC4_TYPE_UNKNOWN 0xff
1967
1968 /*
1969 * Fibre channel port type.
1970 */
1971 typedef enum {
1972 FCT_UNKNOWN,
1973 FCT_RSCN,
1974 FCT_SWITCH,
1975 FCT_BROADCAST,
1976 FCT_INITIATOR,
1977 FCT_TARGET
1978 } fc_port_type_t;
1979
1980 /*
1981 * Fibre channel port structure.
1982 */
1983 typedef struct fc_port {
1984 struct list_head list;
1985 struct scsi_qla_host *vha;
1986
1987 uint8_t node_name[WWN_SIZE];
1988 uint8_t port_name[WWN_SIZE];
1989 port_id_t d_id;
1990 uint16_t loop_id;
1991 uint16_t old_loop_id;
1992
1993 uint16_t tgt_id;
1994 uint16_t old_tgt_id;
1995
1996 uint8_t fcp_prio;
1997
1998 uint8_t fabric_port_name[WWN_SIZE];
1999 uint16_t fp_speed;
2000
2001 fc_port_type_t port_type;
2002
2003 atomic_t state;
2004 uint32_t flags;
2005
2006 int login_retry;
2007
2008 struct fc_rport *rport, *drport;
2009 u32 supported_classes;
2010
2011 uint8_t fc4_type;
2012 uint8_t scan_state;
2013
2014 unsigned long last_queue_full;
2015 unsigned long last_ramp_up;
2016
2017 uint16_t port_id;
2018 } fc_port_t;
2019
2020 #include "qla_mr.h"
2021
2022 /*
2023 * Fibre channel port/lun states.
2024 */
2025 #define FCS_UNCONFIGURED 1
2026 #define FCS_DEVICE_DEAD 2
2027 #define FCS_DEVICE_LOST 3
2028 #define FCS_ONLINE 4
2029
2030 static const char * const port_state_str[] = {
2031 "Unknown",
2032 "UNCONFIGURED",
2033 "DEAD",
2034 "LOST",
2035 "ONLINE"
2036 };
2037
2038 /*
2039 * FC port flags.
2040 */
2041 #define FCF_FABRIC_DEVICE BIT_0
2042 #define FCF_LOGIN_NEEDED BIT_1
2043 #define FCF_FCP2_DEVICE BIT_2
2044 #define FCF_ASYNC_SENT BIT_3
2045 #define FCF_CONF_COMP_SUPPORTED BIT_4
2046
2047 /* No loop ID flag. */
2048 #define FC_NO_LOOP_ID 0x1000
2049
2050 /*
2051 * FC-CT interface
2052 *
2053 * NOTE: All structures are big-endian in form.
2054 */
2055
2056 #define CT_REJECT_RESPONSE 0x8001
2057 #define CT_ACCEPT_RESPONSE 0x8002
2058 #define CT_REASON_INVALID_COMMAND_CODE 0x01
2059 #define CT_REASON_CANNOT_PERFORM 0x09
2060 #define CT_REASON_COMMAND_UNSUPPORTED 0x0b
2061 #define CT_EXPL_ALREADY_REGISTERED 0x10
2062
2063 #define NS_N_PORT_TYPE 0x01
2064 #define NS_NL_PORT_TYPE 0x02
2065 #define NS_NX_PORT_TYPE 0x7F
2066
2067 #define GA_NXT_CMD 0x100
2068 #define GA_NXT_REQ_SIZE (16 + 4)
2069 #define GA_NXT_RSP_SIZE (16 + 620)
2070
2071 #define GID_PT_CMD 0x1A1
2072 #define GID_PT_REQ_SIZE (16 + 4)
2073
2074 #define GPN_ID_CMD 0x112
2075 #define GPN_ID_REQ_SIZE (16 + 4)
2076 #define GPN_ID_RSP_SIZE (16 + 8)
2077
2078 #define GNN_ID_CMD 0x113
2079 #define GNN_ID_REQ_SIZE (16 + 4)
2080 #define GNN_ID_RSP_SIZE (16 + 8)
2081
2082 #define GFT_ID_CMD 0x117
2083 #define GFT_ID_REQ_SIZE (16 + 4)
2084 #define GFT_ID_RSP_SIZE (16 + 32)
2085
2086 #define RFT_ID_CMD 0x217
2087 #define RFT_ID_REQ_SIZE (16 + 4 + 32)
2088 #define RFT_ID_RSP_SIZE 16
2089
2090 #define RFF_ID_CMD 0x21F
2091 #define RFF_ID_REQ_SIZE (16 + 4 + 2 + 1 + 1)
2092 #define RFF_ID_RSP_SIZE 16
2093
2094 #define RNN_ID_CMD 0x213
2095 #define RNN_ID_REQ_SIZE (16 + 4 + 8)
2096 #define RNN_ID_RSP_SIZE 16
2097
2098 #define RSNN_NN_CMD 0x239
2099 #define RSNN_NN_REQ_SIZE (16 + 8 + 1 + 255)
2100 #define RSNN_NN_RSP_SIZE 16
2101
2102 #define GFPN_ID_CMD 0x11C
2103 #define GFPN_ID_REQ_SIZE (16 + 4)
2104 #define GFPN_ID_RSP_SIZE (16 + 8)
2105
2106 #define GPSC_CMD 0x127
2107 #define GPSC_REQ_SIZE (16 + 8)
2108 #define GPSC_RSP_SIZE (16 + 2 + 2)
2109
2110 #define GFF_ID_CMD 0x011F
2111 #define GFF_ID_REQ_SIZE (16 + 4)
2112 #define GFF_ID_RSP_SIZE (16 + 128)
2113
2114 /*
2115 * HBA attribute types.
2116 */
2117 #define FDMI_HBA_ATTR_COUNT 9
2118 #define FDMI_HBA_NODE_NAME 1
2119 #define FDMI_HBA_MANUFACTURER 2
2120 #define FDMI_HBA_SERIAL_NUMBER 3
2121 #define FDMI_HBA_MODEL 4
2122 #define FDMI_HBA_MODEL_DESCRIPTION 5
2123 #define FDMI_HBA_HARDWARE_VERSION 6
2124 #define FDMI_HBA_DRIVER_VERSION 7
2125 #define FDMI_HBA_OPTION_ROM_VERSION 8
2126 #define FDMI_HBA_FIRMWARE_VERSION 9
2127 #define FDMI_HBA_OS_NAME_AND_VERSION 0xa
2128 #define FDMI_HBA_MAXIMUM_CT_PAYLOAD_LENGTH 0xb
2129
2130 struct ct_fdmi_hba_attr {
2131 uint16_t type;
2132 uint16_t len;
2133 union {
2134 uint8_t node_name[WWN_SIZE];
2135 uint8_t manufacturer[32];
2136 uint8_t serial_num[8];
2137 uint8_t model[16];
2138 uint8_t model_desc[80];
2139 uint8_t hw_version[16];
2140 uint8_t driver_version[32];
2141 uint8_t orom_version[16];
2142 uint8_t fw_version[16];
2143 uint8_t os_version[128];
2144 uint8_t max_ct_len[4];
2145 } a;
2146 };
2147
2148 struct ct_fdmi_hba_attributes {
2149 uint32_t count;
2150 struct ct_fdmi_hba_attr entry[FDMI_HBA_ATTR_COUNT];
2151 };
2152
2153 /*
2154 * Port attribute types.
2155 */
2156 #define FDMI_PORT_ATTR_COUNT 6
2157 #define FDMI_PORT_FC4_TYPES 1
2158 #define FDMI_PORT_SUPPORT_SPEED 2
2159 #define FDMI_PORT_CURRENT_SPEED 3
2160 #define FDMI_PORT_MAX_FRAME_SIZE 4
2161 #define FDMI_PORT_OS_DEVICE_NAME 5
2162 #define FDMI_PORT_HOST_NAME 6
2163
2164 #define FDMI_PORT_SPEED_1GB 0x1
2165 #define FDMI_PORT_SPEED_2GB 0x2
2166 #define FDMI_PORT_SPEED_10GB 0x4
2167 #define FDMI_PORT_SPEED_4GB 0x8
2168 #define FDMI_PORT_SPEED_8GB 0x10
2169 #define FDMI_PORT_SPEED_16GB 0x20
2170 #define FDMI_PORT_SPEED_UNKNOWN 0x8000
2171
2172 struct ct_fdmi_port_attr {
2173 uint16_t type;
2174 uint16_t len;
2175 union {
2176 uint8_t fc4_types[32];
2177 uint32_t sup_speed;
2178 uint32_t cur_speed;
2179 uint32_t max_frame_size;
2180 uint8_t os_dev_name[32];
2181 uint8_t host_name[32];
2182 } a;
2183 };
2184
2185 /*
2186 * Port Attribute Block.
2187 */
2188 struct ct_fdmi_port_attributes {
2189 uint32_t count;
2190 struct ct_fdmi_port_attr entry[FDMI_PORT_ATTR_COUNT];
2191 };
2192
2193 /* FDMI definitions. */
2194 #define GRHL_CMD 0x100
2195 #define GHAT_CMD 0x101
2196 #define GRPL_CMD 0x102
2197 #define GPAT_CMD 0x110
2198
2199 #define RHBA_CMD 0x200
2200 #define RHBA_RSP_SIZE 16
2201
2202 #define RHAT_CMD 0x201
2203 #define RPRT_CMD 0x210
2204
2205 #define RPA_CMD 0x211
2206 #define RPA_RSP_SIZE 16
2207
2208 #define DHBA_CMD 0x300
2209 #define DHBA_REQ_SIZE (16 + 8)
2210 #define DHBA_RSP_SIZE 16
2211
2212 #define DHAT_CMD 0x301
2213 #define DPRT_CMD 0x310
2214 #define DPA_CMD 0x311
2215
2216 /* CT command header -- request/response common fields */
2217 struct ct_cmd_hdr {
2218 uint8_t revision;
2219 uint8_t in_id[3];
2220 uint8_t gs_type;
2221 uint8_t gs_subtype;
2222 uint8_t options;
2223 uint8_t reserved;
2224 };
2225
2226 /* CT command request */
2227 struct ct_sns_req {
2228 struct ct_cmd_hdr header;
2229 uint16_t command;
2230 uint16_t max_rsp_size;
2231 uint8_t fragment_id;
2232 uint8_t reserved[3];
2233
2234 union {
2235 /* GA_NXT, GPN_ID, GNN_ID, GFT_ID, GFPN_ID */
2236 struct {
2237 uint8_t reserved;
2238 uint8_t port_id[3];
2239 } port_id;
2240
2241 struct {
2242 uint8_t port_type;
2243 uint8_t domain;
2244 uint8_t area;
2245 uint8_t reserved;
2246 } gid_pt;
2247
2248 struct {
2249 uint8_t reserved;
2250 uint8_t port_id[3];
2251 uint8_t fc4_types[32];
2252 } rft_id;
2253
2254 struct {
2255 uint8_t reserved;
2256 uint8_t port_id[3];
2257 uint16_t reserved2;
2258 uint8_t fc4_feature;
2259 uint8_t fc4_type;
2260 } rff_id;
2261
2262 struct {
2263 uint8_t reserved;
2264 uint8_t port_id[3];
2265 uint8_t node_name[8];
2266 } rnn_id;
2267
2268 struct {
2269 uint8_t node_name[8];
2270 uint8_t name_len;
2271 uint8_t sym_node_name[255];
2272 } rsnn_nn;
2273
2274 struct {
2275 uint8_t hba_indentifier[8];
2276 } ghat;
2277
2278 struct {
2279 uint8_t hba_identifier[8];
2280 uint32_t entry_count;
2281 uint8_t port_name[8];
2282 struct ct_fdmi_hba_attributes attrs;
2283 } rhba;
2284
2285 struct {
2286 uint8_t hba_identifier[8];
2287 struct ct_fdmi_hba_attributes attrs;
2288 } rhat;
2289
2290 struct {
2291 uint8_t port_name[8];
2292 struct ct_fdmi_port_attributes attrs;
2293 } rpa;
2294
2295 struct {
2296 uint8_t port_name[8];
2297 } dhba;
2298
2299 struct {
2300 uint8_t port_name[8];
2301 } dhat;
2302
2303 struct {
2304 uint8_t port_name[8];
2305 } dprt;
2306
2307 struct {
2308 uint8_t port_name[8];
2309 } dpa;
2310
2311 struct {
2312 uint8_t port_name[8];
2313 } gpsc;
2314
2315 struct {
2316 uint8_t reserved;
2317 uint8_t port_name[3];
2318 } gff_id;
2319 } req;
2320 };
2321
2322 /* CT command response header */
2323 struct ct_rsp_hdr {
2324 struct ct_cmd_hdr header;
2325 uint16_t response;
2326 uint16_t residual;
2327 uint8_t fragment_id;
2328 uint8_t reason_code;
2329 uint8_t explanation_code;
2330 uint8_t vendor_unique;
2331 };
2332
2333 struct ct_sns_gid_pt_data {
2334 uint8_t control_byte;
2335 uint8_t port_id[3];
2336 };
2337
2338 struct ct_sns_rsp {
2339 struct ct_rsp_hdr header;
2340
2341 union {
2342 struct {
2343 uint8_t port_type;
2344 uint8_t port_id[3];
2345 uint8_t port_name[8];
2346 uint8_t sym_port_name_len;
2347 uint8_t sym_port_name[255];
2348 uint8_t node_name[8];
2349 uint8_t sym_node_name_len;
2350 uint8_t sym_node_name[255];
2351 uint8_t init_proc_assoc[8];
2352 uint8_t node_ip_addr[16];
2353 uint8_t class_of_service[4];
2354 uint8_t fc4_types[32];
2355 uint8_t ip_address[16];
2356 uint8_t fabric_port_name[8];
2357 uint8_t reserved;
2358 uint8_t hard_address[3];
2359 } ga_nxt;
2360
2361 struct {
2362 /* Assume the largest number of targets for the union */
2363 struct ct_sns_gid_pt_data
2364 entries[MAX_FIBRE_DEVICES_MAX];
2365 } gid_pt;
2366
2367 struct {
2368 uint8_t port_name[8];
2369 } gpn_id;
2370
2371 struct {
2372 uint8_t node_name[8];
2373 } gnn_id;
2374
2375 struct {
2376 uint8_t fc4_types[32];
2377 } gft_id;
2378
2379 struct {
2380 uint32_t entry_count;
2381 uint8_t port_name[8];
2382 struct ct_fdmi_hba_attributes attrs;
2383 } ghat;
2384
2385 struct {
2386 uint8_t port_name[8];
2387 } gfpn_id;
2388
2389 struct {
2390 uint16_t speeds;
2391 uint16_t speed;
2392 } gpsc;
2393
2394 #define GFF_FCP_SCSI_OFFSET 7
2395 struct {
2396 uint8_t fc4_features[128];
2397 } gff_id;
2398 } rsp;
2399 };
2400
2401 struct ct_sns_pkt {
2402 union {
2403 struct ct_sns_req req;
2404 struct ct_sns_rsp rsp;
2405 } p;
2406 };
2407
2408 /*
2409 * SNS command structures -- for 2200 compatibility.
2410 */
2411 #define RFT_ID_SNS_SCMD_LEN 22
2412 #define RFT_ID_SNS_CMD_SIZE 60
2413 #define RFT_ID_SNS_DATA_SIZE 16
2414
2415 #define RNN_ID_SNS_SCMD_LEN 10
2416 #define RNN_ID_SNS_CMD_SIZE 36
2417 #define RNN_ID_SNS_DATA_SIZE 16
2418
2419 #define GA_NXT_SNS_SCMD_LEN 6
2420 #define GA_NXT_SNS_CMD_SIZE 28
2421 #define GA_NXT_SNS_DATA_SIZE (620 + 16)
2422
2423 #define GID_PT_SNS_SCMD_LEN 6
2424 #define GID_PT_SNS_CMD_SIZE 28
2425 /*
2426 * Assume MAX_FIBRE_DEVICES_2100 as these defines are only used with older
2427 * adapters.
2428 */
2429 #define GID_PT_SNS_DATA_SIZE (MAX_FIBRE_DEVICES_2100 * 4 + 16)
2430
2431 #define GPN_ID_SNS_SCMD_LEN 6
2432 #define GPN_ID_SNS_CMD_SIZE 28
2433 #define GPN_ID_SNS_DATA_SIZE (8 + 16)
2434
2435 #define GNN_ID_SNS_SCMD_LEN 6
2436 #define GNN_ID_SNS_CMD_SIZE 28
2437 #define GNN_ID_SNS_DATA_SIZE (8 + 16)
2438
2439 struct sns_cmd_pkt {
2440 union {
2441 struct {
2442 uint16_t buffer_length;
2443 uint16_t reserved_1;
2444 uint32_t buffer_address[2];
2445 uint16_t subcommand_length;
2446 uint16_t reserved_2;
2447 uint16_t subcommand;
2448 uint16_t size;
2449 uint32_t reserved_3;
2450 uint8_t param[36];
2451 } cmd;
2452
2453 uint8_t rft_data[RFT_ID_SNS_DATA_SIZE];
2454 uint8_t rnn_data[RNN_ID_SNS_DATA_SIZE];
2455 uint8_t gan_data[GA_NXT_SNS_DATA_SIZE];
2456 uint8_t gid_data[GID_PT_SNS_DATA_SIZE];
2457 uint8_t gpn_data[GPN_ID_SNS_DATA_SIZE];
2458 uint8_t gnn_data[GNN_ID_SNS_DATA_SIZE];
2459 } p;
2460 };
2461
2462 struct fw_blob {
2463 char *name;
2464 uint32_t segs[4];
2465 const struct firmware *fw;
2466 };
2467
2468 /* Return data from MBC_GET_ID_LIST call. */
2469 struct gid_list_info {
2470 uint8_t al_pa;
2471 uint8_t area;
2472 uint8_t domain;
2473 uint8_t loop_id_2100; /* ISP2100/ISP2200 -- 4 bytes. */
2474 uint16_t loop_id; /* ISP23XX -- 6 bytes. */
2475 uint16_t reserved_1; /* ISP24XX -- 8 bytes. */
2476 };
2477
2478 /* NPIV */
2479 typedef struct vport_info {
2480 uint8_t port_name[WWN_SIZE];
2481 uint8_t node_name[WWN_SIZE];
2482 int vp_id;
2483 uint16_t loop_id;
2484 unsigned long host_no;
2485 uint8_t port_id[3];
2486 int loop_state;
2487 } vport_info_t;
2488
2489 typedef struct vport_params {
2490 uint8_t port_name[WWN_SIZE];
2491 uint8_t node_name[WWN_SIZE];
2492 uint32_t options;
2493 #define VP_OPTS_RETRY_ENABLE BIT_0
2494 #define VP_OPTS_VP_DISABLE BIT_1
2495 } vport_params_t;
2496
2497 /* NPIV - return codes of VP create and modify */
2498 #define VP_RET_CODE_OK 0
2499 #define VP_RET_CODE_FATAL 1
2500 #define VP_RET_CODE_WRONG_ID 2
2501 #define VP_RET_CODE_WWPN 3
2502 #define VP_RET_CODE_RESOURCES 4
2503 #define VP_RET_CODE_NO_MEM 5
2504 #define VP_RET_CODE_NOT_FOUND 6
2505
2506 struct qla_hw_data;
2507 struct rsp_que;
2508 /*
2509 * ISP operations
2510 */
2511 struct isp_operations {
2512
2513 int (*pci_config) (struct scsi_qla_host *);
2514 void (*reset_chip) (struct scsi_qla_host *);
2515 int (*chip_diag) (struct scsi_qla_host *);
2516 void (*config_rings) (struct scsi_qla_host *);
2517 void (*reset_adapter) (struct scsi_qla_host *);
2518 int (*nvram_config) (struct scsi_qla_host *);
2519 void (*update_fw_options) (struct scsi_qla_host *);
2520 int (*load_risc) (struct scsi_qla_host *, uint32_t *);
2521
2522 char * (*pci_info_str) (struct scsi_qla_host *, char *);
2523 char * (*fw_version_str) (struct scsi_qla_host *, char *);
2524
2525 irq_handler_t intr_handler;
2526 void (*enable_intrs) (struct qla_hw_data *);
2527 void (*disable_intrs) (struct qla_hw_data *);
2528
2529 int (*abort_command) (srb_t *);
2530 int (*target_reset) (struct fc_port *, unsigned int, int);
2531 int (*lun_reset) (struct fc_port *, unsigned int, int);
2532 int (*fabric_login) (struct scsi_qla_host *, uint16_t, uint8_t,
2533 uint8_t, uint8_t, uint16_t *, uint8_t);
2534 int (*fabric_logout) (struct scsi_qla_host *, uint16_t, uint8_t,
2535 uint8_t, uint8_t);
2536
2537 uint16_t (*calc_req_entries) (uint16_t);
2538 void (*build_iocbs) (srb_t *, cmd_entry_t *, uint16_t);
2539 void * (*prep_ms_iocb) (struct scsi_qla_host *, uint32_t, uint32_t);
2540 void * (*prep_ms_fdmi_iocb) (struct scsi_qla_host *, uint32_t,
2541 uint32_t);
2542
2543 uint8_t * (*read_nvram) (struct scsi_qla_host *, uint8_t *,
2544 uint32_t, uint32_t);
2545 int (*write_nvram) (struct scsi_qla_host *, uint8_t *, uint32_t,
2546 uint32_t);
2547
2548 void (*fw_dump) (struct scsi_qla_host *, int);
2549
2550 int (*beacon_on) (struct scsi_qla_host *);
2551 int (*beacon_off) (struct scsi_qla_host *);
2552 void (*beacon_blink) (struct scsi_qla_host *);
2553
2554 uint8_t * (*read_optrom) (struct scsi_qla_host *, uint8_t *,
2555 uint32_t, uint32_t);
2556 int (*write_optrom) (struct scsi_qla_host *, uint8_t *, uint32_t,
2557 uint32_t);
2558
2559 int (*get_flash_version) (struct scsi_qla_host *, void *);
2560 int (*start_scsi) (srb_t *);
2561 int (*abort_isp) (struct scsi_qla_host *);
2562 int (*iospace_config)(struct qla_hw_data*);
2563 int (*initialize_adapter)(struct scsi_qla_host *);
2564 };
2565
2566 /* MSI-X Support *************************************************************/
2567
2568 #define QLA_MSIX_CHIP_REV_24XX 3
2569 #define QLA_MSIX_FW_MODE(m) (((m) & (BIT_7|BIT_8|BIT_9)) >> 7)
2570 #define QLA_MSIX_FW_MODE_1(m) (QLA_MSIX_FW_MODE(m) == 1)
2571
2572 #define QLA_MSIX_DEFAULT 0x00
2573 #define QLA_MSIX_RSP_Q 0x01
2574
2575 #define QLA_MIDX_DEFAULT 0
2576 #define QLA_MIDX_RSP_Q 1
2577 #define QLA_PCI_MSIX_CONTROL 0xa2
2578 #define QLA_83XX_PCI_MSIX_CONTROL 0x92
2579
2580 struct scsi_qla_host;
2581
2582 struct qla_msix_entry {
2583 int have_irq;
2584 uint32_t vector;
2585 uint16_t entry;
2586 struct rsp_que *rsp;
2587 };
2588
2589 #define WATCH_INTERVAL 1 /* number of seconds */
2590
2591 /* Work events. */
2592 enum qla_work_type {
2593 QLA_EVT_AEN,
2594 QLA_EVT_IDC_ACK,
2595 QLA_EVT_ASYNC_LOGIN,
2596 QLA_EVT_ASYNC_LOGIN_DONE,
2597 QLA_EVT_ASYNC_LOGOUT,
2598 QLA_EVT_ASYNC_LOGOUT_DONE,
2599 QLA_EVT_ASYNC_ADISC,
2600 QLA_EVT_ASYNC_ADISC_DONE,
2601 QLA_EVT_UEVENT,
2602 QLA_EVT_AENFX,
2603 };
2604
2605
2606 struct qla_work_evt {
2607 struct list_head list;
2608 enum qla_work_type type;
2609 u32 flags;
2610 #define QLA_EVT_FLAG_FREE 0x1
2611
2612 union {
2613 struct {
2614 enum fc_host_event_code code;
2615 u32 data;
2616 } aen;
2617 struct {
2618 #define QLA_IDC_ACK_REGS 7
2619 uint16_t mb[QLA_IDC_ACK_REGS];
2620 } idc_ack;
2621 struct {
2622 struct fc_port *fcport;
2623 #define QLA_LOGIO_LOGIN_RETRIED BIT_0
2624 u16 data[2];
2625 } logio;
2626 struct {
2627 u32 code;
2628 #define QLA_UEVENT_CODE_FW_DUMP 0
2629 } uevent;
2630 struct {
2631 uint32_t evtcode;
2632 uint32_t mbx[8];
2633 uint32_t count;
2634 } aenfx;
2635 struct {
2636 srb_t *sp;
2637 } iosb;
2638 } u;
2639 };
2640
2641 struct qla_chip_state_84xx {
2642 struct list_head list;
2643 struct kref kref;
2644
2645 void *bus;
2646 spinlock_t access_lock;
2647 struct mutex fw_update_mutex;
2648 uint32_t fw_update;
2649 uint32_t op_fw_version;
2650 uint32_t op_fw_size;
2651 uint32_t op_fw_seq_size;
2652 uint32_t diag_fw_version;
2653 uint32_t gold_fw_version;
2654 };
2655
2656 struct qla_statistics {
2657 uint32_t total_isp_aborts;
2658 uint64_t input_bytes;
2659 uint64_t output_bytes;
2660 };
2661
2662 struct bidi_statistics {
2663 unsigned long long io_count;
2664 unsigned long long transfer_bytes;
2665 };
2666
2667 /* Multi queue support */
2668 #define MBC_INITIALIZE_MULTIQ 0x1f
2669 #define QLA_QUE_PAGE 0X1000
2670 #define QLA_MQ_SIZE 32
2671 #define QLA_MAX_QUEUES 256
2672 #define ISP_QUE_REG(ha, id) \
2673 ((ha->mqenable || IS_QLA83XX(ha)) ? \
2674 ((device_reg_t __iomem *)(ha->mqiobase) +\
2675 (QLA_QUE_PAGE * id)) :\
2676 ((device_reg_t __iomem *)(ha->iobase)))
2677 #define QLA_REQ_QUE_ID(tag) \
2678 ((tag < QLA_MAX_QUEUES && tag > 0) ? tag : 0)
2679 #define QLA_DEFAULT_QUE_QOS 5
2680 #define QLA_PRECONFIG_VPORTS 32
2681 #define QLA_MAX_VPORTS_QLA24XX 128
2682 #define QLA_MAX_VPORTS_QLA25XX 256
2683 /* Response queue data structure */
2684 struct rsp_que {
2685 dma_addr_t dma;
2686 response_t *ring;
2687 response_t *ring_ptr;
2688 uint32_t __iomem *rsp_q_in; /* FWI2-capable only. */
2689 uint32_t __iomem *rsp_q_out;
2690 uint16_t ring_index;
2691 uint16_t out_ptr;
2692 uint16_t length;
2693 uint16_t options;
2694 uint16_t rid;
2695 uint16_t id;
2696 uint16_t vp_idx;
2697 struct qla_hw_data *hw;
2698 struct qla_msix_entry *msix;
2699 struct req_que *req;
2700 srb_t *status_srb; /* status continuation entry */
2701 struct work_struct q_work;
2702
2703 dma_addr_t dma_fx00;
2704 response_t *ring_fx00;
2705 uint16_t length_fx00;
2706 uint8_t rsp_pkt[REQUEST_ENTRY_SIZE];
2707 };
2708
2709 /* Request queue data structure */
2710 struct req_que {
2711 dma_addr_t dma;
2712 request_t *ring;
2713 request_t *ring_ptr;
2714 uint32_t __iomem *req_q_in; /* FWI2-capable only. */
2715 uint32_t __iomem *req_q_out;
2716 uint16_t ring_index;
2717 uint16_t in_ptr;
2718 uint16_t cnt;
2719 uint16_t length;
2720 uint16_t options;
2721 uint16_t rid;
2722 uint16_t id;
2723 uint16_t qos;
2724 uint16_t vp_idx;
2725 struct rsp_que *rsp;
2726 srb_t **outstanding_cmds;
2727 uint32_t current_outstanding_cmd;
2728 uint16_t num_outstanding_cmds;
2729 #define MAX_Q_DEPTH 32
2730 int max_q_depth;
2731
2732 dma_addr_t dma_fx00;
2733 request_t *ring_fx00;
2734 uint16_t length_fx00;
2735 uint8_t req_pkt[REQUEST_ENTRY_SIZE];
2736 };
2737
2738 /* Place holder for FW buffer parameters */
2739 struct qlfc_fw {
2740 void *fw_buf;
2741 dma_addr_t fw_dma;
2742 uint32_t len;
2743 };
2744
2745 struct qlt_hw_data {
2746 /* Protected by hw lock */
2747 uint32_t enable_class_2:1;
2748 uint32_t enable_explicit_conf:1;
2749 uint32_t ini_mode_force_reverse:1;
2750 uint32_t node_name_set:1;
2751
2752 dma_addr_t atio_dma; /* Physical address. */
2753 struct atio *atio_ring; /* Base virtual address */
2754 struct atio *atio_ring_ptr; /* Current address. */
2755 uint16_t atio_ring_index; /* Current index. */
2756 uint16_t atio_q_length;
2757 uint32_t __iomem *atio_q_in;
2758 uint32_t __iomem *atio_q_out;
2759
2760 void *target_lport_ptr;
2761 struct qla_tgt_func_tmpl *tgt_ops;
2762 struct qla_tgt *qla_tgt;
2763 struct qla_tgt_cmd *cmds[DEFAULT_OUTSTANDING_COMMANDS];
2764 uint16_t current_handle;
2765
2766 struct qla_tgt_vp_map *tgt_vp_map;
2767 struct mutex tgt_mutex;
2768 struct mutex tgt_host_action_mutex;
2769
2770 int saved_set;
2771 uint16_t saved_exchange_count;
2772 uint32_t saved_firmware_options_1;
2773 uint32_t saved_firmware_options_2;
2774 uint32_t saved_firmware_options_3;
2775 uint8_t saved_firmware_options[2];
2776 uint8_t saved_add_firmware_options[2];
2777
2778 uint8_t tgt_node_name[WWN_SIZE];
2779 };
2780
2781 /*
2782 * Qlogic host adapter specific data structure.
2783 */
2784 struct qla_hw_data {
2785 struct pci_dev *pdev;
2786 /* SRB cache. */
2787 #define SRB_MIN_REQ 128
2788 mempool_t *srb_mempool;
2789
2790 volatile struct {
2791 uint32_t mbox_int :1;
2792 uint32_t mbox_busy :1;
2793 uint32_t disable_risc_code_load :1;
2794 uint32_t enable_64bit_addressing :1;
2795 uint32_t enable_lip_reset :1;
2796 uint32_t enable_target_reset :1;
2797 uint32_t enable_lip_full_login :1;
2798 uint32_t enable_led_scheme :1;
2799
2800 uint32_t msi_enabled :1;
2801 uint32_t msix_enabled :1;
2802 uint32_t disable_serdes :1;
2803 uint32_t gpsc_supported :1;
2804 uint32_t npiv_supported :1;
2805 uint32_t pci_channel_io_perm_failure :1;
2806 uint32_t fce_enabled :1;
2807 uint32_t fac_supported :1;
2808
2809 uint32_t chip_reset_done :1;
2810 uint32_t port0 :1;
2811 uint32_t running_gold_fw :1;
2812 uint32_t eeh_busy :1;
2813 uint32_t cpu_affinity_enabled :1;
2814 uint32_t disable_msix_handshake :1;
2815 uint32_t fcp_prio_enabled :1;
2816 uint32_t isp82xx_fw_hung:1;
2817 uint32_t nic_core_hung:1;
2818
2819 uint32_t quiesce_owner:1;
2820 uint32_t nic_core_reset_hdlr_active:1;
2821 uint32_t nic_core_reset_owner:1;
2822 uint32_t isp82xx_no_md_cap:1;
2823 uint32_t host_shutting_down:1;
2824 uint32_t idc_compl_status:1;
2825
2826 uint32_t mr_reset_hdlr_active:1;
2827 uint32_t mr_intr_valid:1;
2828 /* 34 bits */
2829 } flags;
2830
2831 /* This spinlock is used to protect "io transactions", you must
2832 * acquire it before doing any IO to the card, eg with RD_REG*() and
2833 * WRT_REG*() for the duration of your entire commandtransaction.
2834 *
2835 * This spinlock is of lower priority than the io request lock.
2836 */
2837
2838 spinlock_t hardware_lock ____cacheline_aligned;
2839 int bars;
2840 int mem_only;
2841 device_reg_t __iomem *iobase; /* Base I/O address */
2842 resource_size_t pio_address;
2843
2844 #define MIN_IOBASE_LEN 0x100
2845 dma_addr_t bar0_hdl;
2846
2847 void __iomem *cregbase;
2848 dma_addr_t bar2_hdl;
2849 #define BAR0_LEN_FX00 (1024 * 1024)
2850 #define BAR2_LEN_FX00 (128 * 1024)
2851
2852 uint32_t rqstq_intr_code;
2853 uint32_t mbx_intr_code;
2854 uint32_t req_que_len;
2855 uint32_t rsp_que_len;
2856 uint32_t req_que_off;
2857 uint32_t rsp_que_off;
2858
2859 /* Multi queue data structs */
2860 device_reg_t __iomem *mqiobase;
2861 device_reg_t __iomem *msixbase;
2862 uint16_t msix_count;
2863 uint8_t mqenable;
2864 struct req_que **req_q_map;
2865 struct rsp_que **rsp_q_map;
2866 unsigned long req_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
2867 unsigned long rsp_qid_map[(QLA_MAX_QUEUES / 8) / sizeof(unsigned long)];
2868 uint8_t max_req_queues;
2869 uint8_t max_rsp_queues;
2870 struct qla_npiv_entry *npiv_info;
2871 uint16_t nvram_npiv_size;
2872
2873 uint16_t switch_cap;
2874 #define FLOGI_SEQ_DEL BIT_8
2875 #define FLOGI_MID_SUPPORT BIT_10
2876 #define FLOGI_VSAN_SUPPORT BIT_12
2877 #define FLOGI_SP_SUPPORT BIT_13
2878
2879 uint8_t port_no; /* Physical port of adapter */
2880
2881 /* Timeout timers. */
2882 uint8_t loop_down_abort_time; /* port down timer */
2883 atomic_t loop_down_timer; /* loop down timer */
2884 uint8_t link_down_timeout; /* link down timeout */
2885 uint16_t max_loop_id;
2886 uint16_t max_fibre_devices; /* Maximum number of targets */
2887
2888 uint16_t fb_rev;
2889 uint16_t min_external_loopid; /* First external loop Id */
2890
2891 #define PORT_SPEED_UNKNOWN 0xFFFF
2892 #define PORT_SPEED_1GB 0x00
2893 #define PORT_SPEED_2GB 0x01
2894 #define PORT_SPEED_4GB 0x03
2895 #define PORT_SPEED_8GB 0x04
2896 #define PORT_SPEED_16GB 0x05
2897 #define PORT_SPEED_10GB 0x13
2898 uint16_t link_data_rate; /* F/W operating speed */
2899
2900 uint8_t current_topology;
2901 uint8_t prev_topology;
2902 #define ISP_CFG_NL 1
2903 #define ISP_CFG_N 2
2904 #define ISP_CFG_FL 4
2905 #define ISP_CFG_F 8
2906
2907 uint8_t operating_mode; /* F/W operating mode */
2908 #define LOOP 0
2909 #define P2P 1
2910 #define LOOP_P2P 2
2911 #define P2P_LOOP 3
2912 uint8_t interrupts_on;
2913 uint32_t isp_abort_cnt;
2914
2915 #define PCI_DEVICE_ID_QLOGIC_ISP2532 0x2532
2916 #define PCI_DEVICE_ID_QLOGIC_ISP8432 0x8432
2917 #define PCI_DEVICE_ID_QLOGIC_ISP8001 0x8001
2918 #define PCI_DEVICE_ID_QLOGIC_ISP8031 0x8031
2919 #define PCI_DEVICE_ID_QLOGIC_ISP2031 0x2031
2920 uint32_t device_type;
2921 #define DT_ISP2100 BIT_0
2922 #define DT_ISP2200 BIT_1
2923 #define DT_ISP2300 BIT_2
2924 #define DT_ISP2312 BIT_3
2925 #define DT_ISP2322 BIT_4
2926 #define DT_ISP6312 BIT_5
2927 #define DT_ISP6322 BIT_6
2928 #define DT_ISP2422 BIT_7
2929 #define DT_ISP2432 BIT_8
2930 #define DT_ISP5422 BIT_9
2931 #define DT_ISP5432 BIT_10
2932 #define DT_ISP2532 BIT_11
2933 #define DT_ISP8432 BIT_12
2934 #define DT_ISP8001 BIT_13
2935 #define DT_ISP8021 BIT_14
2936 #define DT_ISP2031 BIT_15
2937 #define DT_ISP8031 BIT_16
2938 #define DT_ISPFX00 BIT_17
2939 #define DT_ISP8044 BIT_18
2940 #define DT_ISP_LAST (DT_ISP8044 << 1)
2941
2942 #define DT_T10_PI BIT_25
2943 #define DT_IIDMA BIT_26
2944 #define DT_FWI2 BIT_27
2945 #define DT_ZIO_SUPPORTED BIT_28
2946 #define DT_OEM_001 BIT_29
2947 #define DT_ISP2200A BIT_30
2948 #define DT_EXTENDED_IDS BIT_31
2949 #define DT_MASK(ha) ((ha)->device_type & (DT_ISP_LAST - 1))
2950 #define IS_QLA2100(ha) (DT_MASK(ha) & DT_ISP2100)
2951 #define IS_QLA2200(ha) (DT_MASK(ha) & DT_ISP2200)
2952 #define IS_QLA2300(ha) (DT_MASK(ha) & DT_ISP2300)
2953 #define IS_QLA2312(ha) (DT_MASK(ha) & DT_ISP2312)
2954 #define IS_QLA2322(ha) (DT_MASK(ha) & DT_ISP2322)
2955 #define IS_QLA6312(ha) (DT_MASK(ha) & DT_ISP6312)
2956 #define IS_QLA6322(ha) (DT_MASK(ha) & DT_ISP6322)
2957 #define IS_QLA2422(ha) (DT_MASK(ha) & DT_ISP2422)
2958 #define IS_QLA2432(ha) (DT_MASK(ha) & DT_ISP2432)
2959 #define IS_QLA5422(ha) (DT_MASK(ha) & DT_ISP5422)
2960 #define IS_QLA5432(ha) (DT_MASK(ha) & DT_ISP5432)
2961 #define IS_QLA2532(ha) (DT_MASK(ha) & DT_ISP2532)
2962 #define IS_QLA8432(ha) (DT_MASK(ha) & DT_ISP8432)
2963 #define IS_QLA8001(ha) (DT_MASK(ha) & DT_ISP8001)
2964 #define IS_QLA81XX(ha) (IS_QLA8001(ha))
2965 #define IS_QLA82XX(ha) (DT_MASK(ha) & DT_ISP8021)
2966 #define IS_QLA8044(ha) (DT_MASK(ha) & DT_ISP8044)
2967 #define IS_QLA2031(ha) (DT_MASK(ha) & DT_ISP2031)
2968 #define IS_QLA8031(ha) (DT_MASK(ha) & DT_ISP8031)
2969 #define IS_QLAFX00(ha) (DT_MASK(ha) & DT_ISPFX00)
2970
2971 #define IS_QLA23XX(ha) (IS_QLA2300(ha) || IS_QLA2312(ha) || IS_QLA2322(ha) || \
2972 IS_QLA6312(ha) || IS_QLA6322(ha))
2973 #define IS_QLA24XX(ha) (IS_QLA2422(ha) || IS_QLA2432(ha))
2974 #define IS_QLA54XX(ha) (IS_QLA5422(ha) || IS_QLA5432(ha))
2975 #define IS_QLA25XX(ha) (IS_QLA2532(ha))
2976 #define IS_QLA83XX(ha) (IS_QLA2031(ha) || IS_QLA8031(ha))
2977 #define IS_QLA84XX(ha) (IS_QLA8432(ha))
2978 #define IS_QLA24XX_TYPE(ha) (IS_QLA24XX(ha) || IS_QLA54XX(ha) || \
2979 IS_QLA84XX(ha))
2980 #define IS_CNA_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA82XX(ha) || \
2981 IS_QLA8031(ha) || IS_QLA8044(ha))
2982 #define IS_P3P_TYPE(ha) (IS_QLA82XX(ha) || IS_QLA8044(ha))
2983 #define IS_QLA2XXX_MIDTYPE(ha) (IS_QLA24XX(ha) || IS_QLA84XX(ha) || \
2984 IS_QLA25XX(ha) || IS_QLA81XX(ha) || \
2985 IS_QLA82XX(ha) || IS_QLA83XX(ha) || \
2986 IS_QLA8044(ha))
2987 #define IS_MSIX_NACK_CAPABLE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha))
2988 #define IS_NOPOLLING_TYPE(ha) ((IS_QLA25XX(ha) || IS_QLA81XX(ha) || \
2989 IS_QLA83XX(ha)) && (ha)->flags.msix_enabled)
2990 #define IS_FAC_REQUIRED(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha))
2991 #define IS_NOCACHE_VPD_TYPE(ha) (IS_QLA81XX(ha) || IS_QLA83XX(ha))
2992 #define IS_ALOGIO_CAPABLE(ha) (IS_QLA23XX(ha) || IS_FWI2_CAPABLE(ha))
2993
2994 #define IS_T10_PI_CAPABLE(ha) ((ha)->device_type & DT_T10_PI)
2995 #define IS_IIDMA_CAPABLE(ha) ((ha)->device_type & DT_IIDMA)
2996 #define IS_FWI2_CAPABLE(ha) ((ha)->device_type & DT_FWI2)
2997 #define IS_ZIO_SUPPORTED(ha) ((ha)->device_type & DT_ZIO_SUPPORTED)
2998 #define IS_OEM_001(ha) ((ha)->device_type & DT_OEM_001)
2999 #define HAS_EXTENDED_IDS(ha) ((ha)->device_type & DT_EXTENDED_IDS)
3000 #define IS_CT6_SUPPORTED(ha) ((ha)->device_type & DT_CT6_SUPPORTED)
3001 #define IS_MQUE_CAPABLE(ha) ((ha)->mqenable || IS_QLA83XX(ha))
3002 #define IS_BIDI_CAPABLE(ha) ((IS_QLA25XX(ha) || IS_QLA2031(ha)))
3003 /* Bit 21 of fw_attributes decides the MCTP capabilities */
3004 #define IS_MCTP_CAPABLE(ha) (IS_QLA2031(ha) && \
3005 ((ha)->fw_attributes_ext[0] & BIT_0))
3006 #define IS_PI_UNINIT_CAPABLE(ha) (IS_QLA83XX(ha))
3007 #define IS_PI_IPGUARD_CAPABLE(ha) (IS_QLA83XX(ha))
3008 #define IS_PI_DIFB_DIX0_CAPABLE(ha) (0)
3009 #define IS_PI_SPLIT_DET_CAPABLE_HBA(ha) (IS_QLA83XX(ha))
3010 #define IS_PI_SPLIT_DET_CAPABLE(ha) (IS_PI_SPLIT_DET_CAPABLE_HBA(ha) && \
3011 (((ha)->fw_attributes_h << 16 | (ha)->fw_attributes) & BIT_22))
3012 #define IS_ATIO_MSIX_CAPABLE(ha) (IS_QLA83XX(ha))
3013 #define IS_TGT_MODE_CAPABLE(ha) (ha->tgt.atio_q_length)
3014
3015 /* HBA serial number */
3016 uint8_t serial0;
3017 uint8_t serial1;
3018 uint8_t serial2;
3019
3020 /* NVRAM configuration data */
3021 #define MAX_NVRAM_SIZE 4096
3022 #define VPD_OFFSET MAX_NVRAM_SIZE / 2
3023 uint16_t nvram_size;
3024 uint16_t nvram_base;
3025 void *nvram;
3026 uint16_t vpd_size;
3027 uint16_t vpd_base;
3028 void *vpd;
3029
3030 uint16_t loop_reset_delay;
3031 uint8_t retry_count;
3032 uint8_t login_timeout;
3033 uint16_t r_a_tov;
3034 int port_down_retry_count;
3035 uint8_t mbx_count;
3036 uint8_t aen_mbx_count;
3037
3038 uint32_t login_retry_count;
3039 /* SNS command interfaces. */
3040 ms_iocb_entry_t *ms_iocb;
3041 dma_addr_t ms_iocb_dma;
3042 struct ct_sns_pkt *ct_sns;
3043 dma_addr_t ct_sns_dma;
3044 /* SNS command interfaces for 2200. */
3045 struct sns_cmd_pkt *sns_cmd;
3046 dma_addr_t sns_cmd_dma;
3047
3048 #define SFP_DEV_SIZE 256
3049 #define SFP_BLOCK_SIZE 64
3050 void *sfp_data;
3051 dma_addr_t sfp_data_dma;
3052
3053 #define XGMAC_DATA_SIZE 4096
3054 void *xgmac_data;
3055 dma_addr_t xgmac_data_dma;
3056
3057 #define DCBX_TLV_DATA_SIZE 4096
3058 void *dcbx_tlv;
3059 dma_addr_t dcbx_tlv_dma;
3060
3061 struct task_struct *dpc_thread;
3062 uint8_t dpc_active; /* DPC routine is active */
3063
3064 dma_addr_t gid_list_dma;
3065 struct gid_list_info *gid_list;
3066 int gid_list_info_size;
3067
3068 /* Small DMA pool allocations -- maximum 256 bytes in length. */
3069 #define DMA_POOL_SIZE 256
3070 struct dma_pool *s_dma_pool;
3071
3072 dma_addr_t init_cb_dma;
3073 init_cb_t *init_cb;
3074 int init_cb_size;
3075 dma_addr_t ex_init_cb_dma;
3076 struct ex_init_cb_81xx *ex_init_cb;
3077
3078 void *async_pd;
3079 dma_addr_t async_pd_dma;
3080
3081 void *swl;
3082
3083 /* These are used by mailbox operations. */
3084 uint16_t mailbox_out[MAILBOX_REGISTER_COUNT];
3085 uint32_t mailbox_out32[MAILBOX_REGISTER_COUNT];
3086 uint32_t aenmb[AEN_MAILBOX_REGISTER_COUNT_FX00];
3087
3088 mbx_cmd_t *mcp;
3089 struct mbx_cmd_32 *mcp32;
3090
3091 unsigned long mbx_cmd_flags;
3092 #define MBX_INTERRUPT 1
3093 #define MBX_INTR_WAIT 2
3094 #define MBX_UPDATE_FLASH_ACTIVE 3
3095
3096 struct mutex vport_lock; /* Virtual port synchronization */
3097 spinlock_t vport_slock; /* order is hardware_lock, then vport_slock */
3098 struct completion mbx_cmd_comp; /* Serialize mbx access */
3099 struct completion mbx_intr_comp; /* Used for completion notification */
3100 struct completion dcbx_comp; /* For set port config notification */
3101 struct completion lb_portup_comp; /* Used to wait for link up during
3102 * loopback */
3103 #define DCBX_COMP_TIMEOUT 20
3104 #define LB_PORTUP_COMP_TIMEOUT 10
3105
3106 int notify_dcbx_comp;
3107 int notify_lb_portup_comp;
3108 struct mutex selflogin_lock;
3109
3110 /* Basic firmware related information. */
3111 uint16_t fw_major_version;
3112 uint16_t fw_minor_version;
3113 uint16_t fw_subminor_version;
3114 uint16_t fw_attributes;
3115 uint16_t fw_attributes_h;
3116 uint16_t fw_attributes_ext[2];
3117 uint32_t fw_memory_size;
3118 uint32_t fw_transfer_size;
3119 uint32_t fw_srisc_address;
3120 #define RISC_START_ADDRESS_2100 0x1000
3121 #define RISC_START_ADDRESS_2300 0x800
3122 #define RISC_START_ADDRESS_2400 0x100000
3123 uint16_t fw_xcb_count;
3124 uint16_t fw_iocb_count;
3125
3126 uint16_t fw_options[16]; /* slots: 1,2,3,10,11 */
3127 uint8_t fw_seriallink_options[4];
3128 uint16_t fw_seriallink_options24[4];
3129
3130 uint8_t mpi_version[3];
3131 uint32_t mpi_capabilities;
3132 uint8_t phy_version[3];
3133
3134 /* Firmware dump information. */
3135 struct qla2xxx_fw_dump *fw_dump;
3136 uint32_t fw_dump_len;
3137 int fw_dumped;
3138 int fw_dump_reading;
3139 dma_addr_t eft_dma;
3140 void *eft;
3141 /* Current size of mctp dump is 0x086064 bytes */
3142 #define MCTP_DUMP_SIZE 0x086064
3143 dma_addr_t mctp_dump_dma;
3144 void *mctp_dump;
3145 int mctp_dumped;
3146 int mctp_dump_reading;
3147 uint32_t chain_offset;
3148 struct dentry *dfs_dir;
3149 struct dentry *dfs_fce;
3150 dma_addr_t fce_dma;
3151 void *fce;
3152 uint32_t fce_bufs;
3153 uint16_t fce_mb[8];
3154 uint64_t fce_wr, fce_rd;
3155 struct mutex fce_mutex;
3156
3157 uint32_t pci_attr;
3158 uint16_t chip_revision;
3159
3160 uint16_t product_id[4];
3161
3162 uint8_t model_number[16+1];
3163 #define BINZERO "\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"
3164 char model_desc[80];
3165 uint8_t adapter_id[16+1];
3166
3167 /* Option ROM information. */
3168 char *optrom_buffer;
3169 uint32_t optrom_size;
3170 int optrom_state;
3171 #define QLA_SWAITING 0
3172 #define QLA_SREADING 1
3173 #define QLA_SWRITING 2
3174 uint32_t optrom_region_start;
3175 uint32_t optrom_region_size;
3176
3177 /* PCI expansion ROM image information. */
3178 #define ROM_CODE_TYPE_BIOS 0
3179 #define ROM_CODE_TYPE_FCODE 1
3180 #define ROM_CODE_TYPE_EFI 3
3181 uint8_t bios_revision[2];
3182 uint8_t efi_revision[2];
3183 uint8_t fcode_revision[16];
3184 uint32_t fw_revision[4];
3185
3186 uint32_t gold_fw_version[4];
3187
3188 /* Offsets for flash/nvram access (set to ~0 if not used). */
3189 uint32_t flash_conf_off;
3190 uint32_t flash_data_off;
3191 uint32_t nvram_conf_off;
3192 uint32_t nvram_data_off;
3193
3194 uint32_t fdt_wrt_disable;
3195 uint32_t fdt_wrt_enable;
3196 uint32_t fdt_erase_cmd;
3197 uint32_t fdt_block_size;
3198 uint32_t fdt_unprotect_sec_cmd;
3199 uint32_t fdt_protect_sec_cmd;
3200 uint32_t fdt_wrt_sts_reg_cmd;
3201
3202 uint32_t flt_region_flt;
3203 uint32_t flt_region_fdt;
3204 uint32_t flt_region_boot;
3205 uint32_t flt_region_fw;
3206 uint32_t flt_region_vpd_nvram;
3207 uint32_t flt_region_vpd;
3208 uint32_t flt_region_nvram;
3209 uint32_t flt_region_npiv_conf;
3210 uint32_t flt_region_gold_fw;
3211 uint32_t flt_region_fcp_prio;
3212 uint32_t flt_region_bootload;
3213
3214 /* Needed for BEACON */
3215 uint16_t beacon_blink_led;
3216 uint8_t beacon_color_state;
3217 #define QLA_LED_GRN_ON 0x01
3218 #define QLA_LED_YLW_ON 0x02
3219 #define QLA_LED_ABR_ON 0x04
3220 #define QLA_LED_ALL_ON 0x07 /* yellow, green, amber. */
3221 /* ISP2322: red, green, amber. */
3222 uint16_t zio_mode;
3223 uint16_t zio_timer;
3224
3225 struct qla_msix_entry *msix_entries;
3226
3227 struct list_head vp_list; /* list of VP */
3228 unsigned long vp_idx_map[(MAX_MULTI_ID_FABRIC / 8) /
3229 sizeof(unsigned long)];
3230 uint16_t num_vhosts; /* number of vports created */
3231 uint16_t num_vsans; /* number of vsan created */
3232 uint16_t max_npiv_vports; /* 63 or 125 per topoloty */
3233 int cur_vport_count;
3234
3235 struct qla_chip_state_84xx *cs84xx;
3236 struct qla_statistics qla_stats;
3237 struct isp_operations *isp_ops;
3238 struct workqueue_struct *wq;
3239 struct qlfc_fw fw_buf;
3240
3241 /* FCP_CMND priority support */
3242 struct qla_fcp_prio_cfg *fcp_prio_cfg;
3243
3244 struct dma_pool *dl_dma_pool;
3245 #define DSD_LIST_DMA_POOL_SIZE 512
3246
3247 struct dma_pool *fcp_cmnd_dma_pool;
3248 mempool_t *ctx_mempool;
3249 #define FCP_CMND_DMA_POOL_SIZE 512
3250
3251 unsigned long nx_pcibase; /* Base I/O address */
3252 uint8_t *nxdb_rd_ptr; /* Doorbell read pointer */
3253 unsigned long nxdb_wr_ptr; /* Door bell write pointer */
3254
3255 uint32_t crb_win;
3256 uint32_t curr_window;
3257 uint32_t ddr_mn_window;
3258 unsigned long mn_win_crb;
3259 unsigned long ms_win_crb;
3260 int qdr_sn_window;
3261 uint32_t fcoe_dev_init_timeout;
3262 uint32_t fcoe_reset_timeout;
3263 rwlock_t hw_lock;
3264 uint16_t portnum; /* port number */
3265 int link_width;
3266 struct fw_blob *hablob;
3267 struct qla82xx_legacy_intr_set nx_legacy_intr;
3268
3269 uint16_t gbl_dsd_inuse;
3270 uint16_t gbl_dsd_avail;
3271 struct list_head gbl_dsd_list;
3272 #define NUM_DSD_CHAIN 4096
3273
3274 uint8_t fw_type;
3275 __le32 file_prd_off; /* File firmware product offset */
3276
3277 uint32_t md_template_size;
3278 void *md_tmplt_hdr;
3279 dma_addr_t md_tmplt_hdr_dma;
3280 void *md_dump;
3281 uint32_t md_dump_size;
3282
3283 void *loop_id_map;
3284
3285 /* QLA83XX IDC specific fields */
3286 uint32_t idc_audit_ts;
3287
3288 /* DPC low-priority workqueue */
3289 struct workqueue_struct *dpc_lp_wq;
3290 struct work_struct idc_aen;
3291 /* DPC high-priority workqueue */
3292 struct workqueue_struct *dpc_hp_wq;
3293 struct work_struct nic_core_reset;
3294 struct work_struct idc_state_handler;
3295 struct work_struct nic_core_unrecoverable;
3296
3297 #define HOST_QUEUE_RAMPDOWN_INTERVAL (60 * HZ)
3298 #define HOST_QUEUE_RAMPUP_INTERVAL (30 * HZ)
3299 unsigned long host_last_rampdown_time;
3300 unsigned long host_last_rampup_time;
3301 int cfg_lun_q_depth;
3302
3303 struct mr_data_fx00 mr;
3304
3305 struct qlt_hw_data tgt;
3306 uint16_t thermal_support;
3307 #define THERMAL_SUPPORT_I2C BIT_0
3308 #define THERMAL_SUPPORT_ISP BIT_1
3309 };
3310
3311 /*
3312 * Qlogic scsi host structure
3313 */
3314 typedef struct scsi_qla_host {
3315 struct list_head list;
3316 struct list_head vp_fcports; /* list of fcports */
3317 struct list_head work_list;
3318 spinlock_t work_lock;
3319
3320 /* Commonly used flags and state information. */
3321 struct Scsi_Host *host;
3322 unsigned long host_no;
3323 uint8_t host_str[16];
3324
3325 volatile struct {
3326 uint32_t init_done :1;
3327 uint32_t online :1;
3328 uint32_t reset_active :1;
3329
3330 uint32_t management_server_logged_in :1;
3331 uint32_t process_response_queue :1;
3332 uint32_t difdix_supported:1;
3333 uint32_t delete_progress:1;
3334
3335 uint32_t fw_tgt_reported:1;
3336 } flags;
3337
3338 atomic_t loop_state;
3339 #define LOOP_TIMEOUT 1
3340 #define LOOP_DOWN 2
3341 #define LOOP_UP 3
3342 #define LOOP_UPDATE 4
3343 #define LOOP_READY 5
3344 #define LOOP_DEAD 6
3345
3346 unsigned long dpc_flags;
3347 #define RESET_MARKER_NEEDED 0 /* Send marker to ISP. */
3348 #define RESET_ACTIVE 1
3349 #define ISP_ABORT_NEEDED 2 /* Initiate ISP abort. */
3350 #define ABORT_ISP_ACTIVE 3 /* ISP abort in progress. */
3351 #define LOOP_RESYNC_NEEDED 4 /* Device Resync needed. */
3352 #define LOOP_RESYNC_ACTIVE 5
3353 #define LOCAL_LOOP_UPDATE 6 /* Perform a local loop update. */
3354 #define RSCN_UPDATE 7 /* Perform an RSCN update. */
3355 #define RELOGIN_NEEDED 8
3356 #define REGISTER_FC4_NEEDED 9 /* SNS FC4 registration required. */
3357 #define ISP_ABORT_RETRY 10 /* ISP aborted. */
3358 #define BEACON_BLINK_NEEDED 11
3359 #define REGISTER_FDMI_NEEDED 12
3360 #define FCPORT_UPDATE_NEEDED 13
3361 #define VP_DPC_NEEDED 14 /* wake up for VP dpc handling */
3362 #define UNLOADING 15
3363 #define NPIV_CONFIG_NEEDED 16
3364 #define ISP_UNRECOVERABLE 17
3365 #define FCOE_CTX_RESET_NEEDED 18 /* Initiate FCoE context reset */
3366 #define MPI_RESET_NEEDED 19 /* Initiate MPI FW reset */
3367 #define ISP_QUIESCE_NEEDED 20 /* Driver need some quiescence */
3368 #define SCR_PENDING 21 /* SCR in target mode */
3369 #define HOST_RAMP_DOWN_QUEUE_DEPTH 22
3370 #define HOST_RAMP_UP_QUEUE_DEPTH 23
3371 #define PORT_UPDATE_NEEDED 24
3372 #define FX00_RESET_RECOVERY 25
3373 #define FX00_TARGET_SCAN 26
3374
3375 uint32_t device_flags;
3376 #define SWITCH_FOUND BIT_0
3377 #define DFLG_NO_CABLE BIT_1
3378 #define DFLG_DEV_FAILED BIT_5
3379
3380 /* ISP configuration data. */
3381 uint16_t loop_id; /* Host adapter loop id */
3382 uint16_t self_login_loop_id; /* host adapter loop id
3383 * get it on self login
3384 */
3385 fc_port_t bidir_fcport; /* fcport used for bidir cmnds
3386 * no need of allocating it for
3387 * each command
3388 */
3389
3390 port_id_t d_id; /* Host adapter port id */
3391 uint8_t marker_needed;
3392 uint16_t mgmt_svr_loop_id;
3393
3394
3395
3396 /* Timeout timers. */
3397 uint8_t loop_down_abort_time; /* port down timer */
3398 atomic_t loop_down_timer; /* loop down timer */
3399 uint8_t link_down_timeout; /* link down timeout */
3400
3401 uint32_t timer_active;
3402 struct timer_list timer;
3403
3404 uint8_t node_name[WWN_SIZE];
3405 uint8_t port_name[WWN_SIZE];
3406 uint8_t fabric_node_name[WWN_SIZE];
3407
3408 uint16_t fcoe_vlan_id;
3409 uint16_t fcoe_fcf_idx;
3410 uint8_t fcoe_vn_port_mac[6];
3411
3412 uint32_t vp_abort_cnt;
3413
3414 struct fc_vport *fc_vport; /* holds fc_vport * for each vport */
3415 uint16_t vp_idx; /* vport ID */
3416
3417 unsigned long vp_flags;
3418 #define VP_IDX_ACQUIRED 0 /* bit no 0 */
3419 #define VP_CREATE_NEEDED 1
3420 #define VP_BIND_NEEDED 2
3421 #define VP_DELETE_NEEDED 3
3422 #define VP_SCR_NEEDED 4 /* State Change Request registration */
3423 atomic_t vp_state;
3424 #define VP_OFFLINE 0
3425 #define VP_ACTIVE 1
3426 #define VP_FAILED 2
3427 // #define VP_DISABLE 3
3428 uint16_t vp_err_state;
3429 uint16_t vp_prev_err_state;
3430 #define VP_ERR_UNKWN 0
3431 #define VP_ERR_PORTDWN 1
3432 #define VP_ERR_FAB_UNSUPPORTED 2
3433 #define VP_ERR_FAB_NORESOURCES 3
3434 #define VP_ERR_FAB_LOGOUT 4
3435 #define VP_ERR_ADAP_NORESOURCES 5
3436 struct qla_hw_data *hw;
3437 struct req_que *req;
3438 int fw_heartbeat_counter;
3439 int seconds_since_last_heartbeat;
3440 struct fc_host_statistics fc_host_stat;
3441 struct qla_statistics qla_stats;
3442 struct bidi_statistics bidi_stats;
3443
3444 atomic_t vref_count;
3445 struct qla8044_reset_template reset_tmplt;
3446 } scsi_qla_host_t;
3447
3448 #define SET_VP_IDX 1
3449 #define SET_AL_PA 2
3450 #define RESET_VP_IDX 3
3451 #define RESET_AL_PA 4
3452 struct qla_tgt_vp_map {
3453 uint8_t idx;
3454 scsi_qla_host_t *vha;
3455 };
3456
3457 /*
3458 * Macros to help code, maintain, etc.
3459 */
3460 #define LOOP_TRANSITION(ha) \
3461 (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \
3462 test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags) || \
3463 atomic_read(&ha->loop_state) == LOOP_DOWN)
3464
3465 #define STATE_TRANSITION(ha) \
3466 (test_bit(ISP_ABORT_NEEDED, &ha->dpc_flags) || \
3467 test_bit(LOOP_RESYNC_NEEDED, &ha->dpc_flags))
3468
3469 #define QLA_VHA_MARK_BUSY(__vha, __bail) do { \
3470 atomic_inc(&__vha->vref_count); \
3471 mb(); \
3472 if (__vha->flags.delete_progress) { \
3473 atomic_dec(&__vha->vref_count); \
3474 __bail = 1; \
3475 } else { \
3476 __bail = 0; \
3477 } \
3478 } while (0)
3479
3480 #define QLA_VHA_MARK_NOT_BUSY(__vha) do { \
3481 atomic_dec(&__vha->vref_count); \
3482 } while (0)
3483
3484 /*
3485 * qla2x00 local function return status codes
3486 */
3487 #define MBS_MASK 0x3fff
3488
3489 #define QLA_SUCCESS (MBS_COMMAND_COMPLETE & MBS_MASK)
3490 #define QLA_INVALID_COMMAND (MBS_INVALID_COMMAND & MBS_MASK)
3491 #define QLA_INTERFACE_ERROR (MBS_HOST_INTERFACE_ERROR & MBS_MASK)
3492 #define QLA_TEST_FAILED (MBS_TEST_FAILED & MBS_MASK)
3493 #define QLA_COMMAND_ERROR (MBS_COMMAND_ERROR & MBS_MASK)
3494 #define QLA_PARAMETER_ERROR (MBS_COMMAND_PARAMETER_ERROR & MBS_MASK)
3495 #define QLA_PORT_ID_USED (MBS_PORT_ID_USED & MBS_MASK)
3496 #define QLA_LOOP_ID_USED (MBS_LOOP_ID_USED & MBS_MASK)
3497 #define QLA_ALL_IDS_IN_USE (MBS_ALL_IDS_IN_USE & MBS_MASK)
3498 #define QLA_NOT_LOGGED_IN (MBS_NOT_LOGGED_IN & MBS_MASK)
3499
3500 #define QLA_FUNCTION_TIMEOUT 0x100
3501 #define QLA_FUNCTION_PARAMETER_ERROR 0x101
3502 #define QLA_FUNCTION_FAILED 0x102
3503 #define QLA_MEMORY_ALLOC_FAILED 0x103
3504 #define QLA_LOCK_TIMEOUT 0x104
3505 #define QLA_ABORTED 0x105
3506 #define QLA_SUSPENDED 0x106
3507 #define QLA_BUSY 0x107
3508 #define QLA_ALREADY_REGISTERED 0x109
3509
3510 #define NVRAM_DELAY() udelay(10)
3511
3512 /*
3513 * Flash support definitions
3514 */
3515 #define OPTROM_SIZE_2300 0x20000
3516 #define OPTROM_SIZE_2322 0x100000
3517 #define OPTROM_SIZE_24XX 0x100000
3518 #define OPTROM_SIZE_25XX 0x200000
3519 #define OPTROM_SIZE_81XX 0x400000
3520 #define OPTROM_SIZE_82XX 0x800000
3521 #define OPTROM_SIZE_83XX 0x1000000
3522
3523 #define OPTROM_BURST_SIZE 0x1000
3524 #define OPTROM_BURST_DWORDS (OPTROM_BURST_SIZE / 4)
3525
3526 #define QLA_DSDS_PER_IOCB 37
3527
3528 #define CMD_SP(Cmnd) ((Cmnd)->SCp.ptr)
3529
3530 #define QLA_SG_ALL 1024
3531
3532 enum nexus_wait_type {
3533 WAIT_HOST = 0,
3534 WAIT_TARGET,
3535 WAIT_LUN,
3536 };
3537
3538 #include "qla_gbl.h"
3539 #include "qla_dbg.h"
3540 #include "qla_inline.h"
3541 #endif
ubuntu-zesty-kernel mirror