]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - drivers/staging/vt6655/baseband.c
projects / mirror_ubuntu-bionic-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
staging: vt6655: remove dead code
[mirror_ubuntu-bionic-kernel.git] / drivers / staging / vt6655 / baseband.c
1 /*
2 * Copyright (c) 1996, 2003 VIA Networking Technologies, Inc.
3 * All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License along
16 * with this program; if not, write to the Free Software Foundation, Inc.,
17 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 *
20 * File: baseband.c
21 *
22 * Purpose: Implement functions to access baseband
23 *
24 * Author: Kyle Hsu
25 *
26 * Date: Aug.22, 2002
27 *
28 * Functions:
29 * BBuGetFrameTime - Calculate data frame transmitting time
30 * BBvCaculateParameter - Caculate PhyLength, PhyService and Phy Signal parameter for baseband Tx
31 * BBbReadEmbedded - Embedded read baseband register via MAC
32 * BBbWriteEmbedded - Embedded write baseband register via MAC
33 * BBbIsRegBitsOn - Test if baseband register bits on
34 * BBbIsRegBitsOff - Test if baseband register bits off
35 * BBbVT3253Init - VIA VT3253 baseband chip init code
36 * BBvReadAllRegs - Read All Baseband Registers
37 * BBvLoopbackOn - Turn on BaseBand Loopback mode
38 * BBvLoopbackOff - Turn off BaseBand Loopback mode
39 *
40 * Revision History:
41 * 06-10-2003 Bryan YC Fan: Re-write codes to support VT3253 spec.
42 * 08-07-2003 Bryan YC Fan: Add MAXIM2827/2825 and RFMD2959 support.
43 * 08-26-2003 Kyle Hsu : Modify BBuGetFrameTime() and BBvCalculateParameter().
44 * cancel the setting of MAC_REG_SOFTPWRCTL on BBbVT3253Init().
45 * Add the comments.
46 * 09-01-2003 Bryan YC Fan: RF & BB tables updated.
47 * Modified BBvLoopbackOn & BBvLoopbackOff().
48 *
49 *
50 */
51
52 #include "tmacro.h"
53 #include "tether.h"
54 #include "mac.h"
55 #include "baseband.h"
56 #include "srom.h"
57 #include "rf.h"
58
59 /*--------------------- Static Definitions -------------------------*/
60 //static int msglevel =MSG_LEVEL_DEBUG;
61 static int msglevel = MSG_LEVEL_INFO;
62
63 /*--------------------- Static Classes ----------------------------*/
64
65 /*--------------------- Static Variables --------------------------*/
66
67 /*--------------------- Static Functions --------------------------*/
68
69 /*--------------------- Export Variables --------------------------*/
70
71 /*--------------------- Static Definitions -------------------------*/
72
73 /*--------------------- Static Classes ----------------------------*/
74
75 /*--------------------- Static Variables --------------------------*/
76
77 #define CB_VT3253_INIT_FOR_RFMD 446
78 unsigned char byVT3253InitTab_RFMD[CB_VT3253_INIT_FOR_RFMD][2] = {
79 {0x00, 0x30},
80 {0x01, 0x00},
81 {0x02, 0x00},
82 {0x03, 0x00},
83 {0x04, 0x00},
84 {0x05, 0x00},
85 {0x06, 0x00},
86 {0x07, 0x00},
87 {0x08, 0x70},
88 {0x09, 0x45},
89 {0x0a, 0x2a},
90 {0x0b, 0x76},
91 {0x0c, 0x00},
92 {0x0d, 0x01},
93 {0x0e, 0x80},
94 {0x0f, 0x00},
95 {0x10, 0x00},
96 {0x11, 0x00},
97 {0x12, 0x00},
98 {0x13, 0x00},
99 {0x14, 0x00},
100 {0x15, 0x00},
101 {0x16, 0x00},
102 {0x17, 0x00},
103 {0x18, 0x00},
104 {0x19, 0x00},
105 {0x1a, 0x00},
106 {0x1b, 0x9d},
107 {0x1c, 0x05},
108 {0x1d, 0x00},
109 {0x1e, 0x00},
110 {0x1f, 0x00},
111 {0x20, 0x00},
112 {0x21, 0x00},
113 {0x22, 0x00},
114 {0x23, 0x00},
115 {0x24, 0x00},
116 {0x25, 0x4a},
117 {0x26, 0x00},
118 {0x27, 0x00},
119 {0x28, 0x00},
120 {0x29, 0x00},
121 {0x2a, 0x00},
122 {0x2b, 0x00},
123 {0x2c, 0x00},
124 {0x2d, 0xa8},
125 {0x2e, 0x1a},
126 {0x2f, 0x0c},
127 {0x30, 0x26},
128 {0x31, 0x5b},
129 {0x32, 0x00},
130 {0x33, 0x00},
131 {0x34, 0x00},
132 {0x35, 0x00},
133 {0x36, 0xaa},
134 {0x37, 0xaa},
135 {0x38, 0xff},
136 {0x39, 0xff},
137 {0x3a, 0x00},
138 {0x3b, 0x00},
139 {0x3c, 0x00},
140 {0x3d, 0x0d},
141 {0x3e, 0x51},
142 {0x3f, 0x04},
143 {0x40, 0x00},
144 {0x41, 0x08},
145 {0x42, 0x00},
146 {0x43, 0x08},
147 {0x44, 0x06},
148 {0x45, 0x14},
149 {0x46, 0x05},
150 {0x47, 0x08},
151 {0x48, 0x00},
152 {0x49, 0x00},
153 {0x4a, 0x00},
154 {0x4b, 0x00},
155 {0x4c, 0x09},
156 {0x4d, 0x80},
157 {0x4e, 0x00},
158 {0x4f, 0xc5},
159 {0x50, 0x14},
160 {0x51, 0x19},
161 {0x52, 0x00},
162 {0x53, 0x00},
163 {0x54, 0x00},
164 {0x55, 0x00},
165 {0x56, 0x00},
166 {0x57, 0x00},
167 {0x58, 0x00},
168 {0x59, 0xb0},
169 {0x5a, 0x00},
170 {0x5b, 0x00},
171 {0x5c, 0x00},
172 {0x5d, 0x00},
173 {0x5e, 0x00},
174 {0x5f, 0x00},
175 {0x60, 0x44},
176 {0x61, 0x04},
177 {0x62, 0x00},
178 {0x63, 0x00},
179 {0x64, 0x00},
180 {0x65, 0x00},
181 {0x66, 0x04},
182 {0x67, 0xb7},
183 {0x68, 0x00},
184 {0x69, 0x00},
185 {0x6a, 0x00},
186 {0x6b, 0x00},
187 {0x6c, 0x00},
188 {0x6d, 0x03},
189 {0x6e, 0x01},
190 {0x6f, 0x00},
191 {0x70, 0x00},
192 {0x71, 0x00},
193 {0x72, 0x00},
194 {0x73, 0x00},
195 {0x74, 0x00},
196 {0x75, 0x00},
197 {0x76, 0x00},
198 {0x77, 0x00},
199 {0x78, 0x00},
200 {0x79, 0x00},
201 {0x7a, 0x00},
202 {0x7b, 0x00},
203 {0x7c, 0x00},
204 {0x7d, 0x00},
205 {0x7e, 0x00},
206 {0x7f, 0x00},
207 {0x80, 0x0b},
208 {0x81, 0x00},
209 {0x82, 0x3c},
210 {0x83, 0x00},
211 {0x84, 0x00},
212 {0x85, 0x00},
213 {0x86, 0x00},
214 {0x87, 0x00},
215 {0x88, 0x08},
216 {0x89, 0x00},
217 {0x8a, 0x08},
218 {0x8b, 0xa6},
219 {0x8c, 0x84},
220 {0x8d, 0x47},
221 {0x8e, 0xbb},
222 {0x8f, 0x02},
223 {0x90, 0x21},
224 {0x91, 0x0c},
225 {0x92, 0x04},
226 {0x93, 0x22},
227 {0x94, 0x00},
228 {0x95, 0x00},
229 {0x96, 0x00},
230 {0x97, 0xeb},
231 {0x98, 0x00},
232 {0x99, 0x00},
233 {0x9a, 0x00},
234 {0x9b, 0x00},
235 {0x9c, 0x00},
236 {0x9d, 0x00},
237 {0x9e, 0x00},
238 {0x9f, 0x00},
239 {0xa0, 0x00},
240 {0xa1, 0x00},
241 {0xa2, 0x00},
242 {0xa3, 0x00},
243 {0xa4, 0x00},
244 {0xa5, 0x00},
245 {0xa6, 0x10},
246 {0xa7, 0x04},
247 {0xa8, 0x10},
248 {0xa9, 0x00},
249 {0xaa, 0x8f},
250 {0xab, 0x00},
251 {0xac, 0x00},
252 {0xad, 0x00},
253 {0xae, 0x00},
254 {0xaf, 0x80},
255 {0xb0, 0x38},
256 {0xb1, 0x00},
257 {0xb2, 0x00},
258 {0xb3, 0x00},
259 {0xb4, 0xee},
260 {0xb5, 0xff},
261 {0xb6, 0x10},
262 {0xb7, 0x00},
263 {0xb8, 0x00},
264 {0xb9, 0x00},
265 {0xba, 0x00},
266 {0xbb, 0x03},
267 {0xbc, 0x00},
268 {0xbd, 0x00},
269 {0xbe, 0x00},
270 {0xbf, 0x00},
271 {0xc0, 0x10},
272 {0xc1, 0x10},
273 {0xc2, 0x18},
274 {0xc3, 0x20},
275 {0xc4, 0x10},
276 {0xc5, 0x00},
277 {0xc6, 0x22},
278 {0xc7, 0x14},
279 {0xc8, 0x0f},
280 {0xc9, 0x08},
281 {0xca, 0xa4},
282 {0xcb, 0xa7},
283 {0xcc, 0x3c},
284 {0xcd, 0x10},
285 {0xce, 0x20},
286 {0xcf, 0x00},
287 {0xd0, 0x00},
288 {0xd1, 0x10},
289 {0xd2, 0x00},
290 {0xd3, 0x00},
291 {0xd4, 0x10},
292 {0xd5, 0x33},
293 {0xd6, 0x70},
294 {0xd7, 0x01},
295 {0xd8, 0x00},
296 {0xd9, 0x00},
297 {0xda, 0x00},
298 {0xdb, 0x00},
299 {0xdc, 0x00},
300 {0xdd, 0x00},
301 {0xde, 0x00},
302 {0xdf, 0x00},
303 {0xe0, 0x00},
304 {0xe1, 0x00},
305 {0xe2, 0xcc},
306 {0xe3, 0x04},
307 {0xe4, 0x08},
308 {0xe5, 0x10},
309 {0xe6, 0x00},
310 {0xe7, 0x0e},
311 {0xe8, 0x88},
312 {0xe9, 0xd4},
313 {0xea, 0x05},
314 {0xeb, 0xf0},
315 {0xec, 0x79},
316 {0xed, 0x0f},
317 {0xee, 0x04},
318 {0xef, 0x04},
319 {0xf0, 0x00},
320 {0xf1, 0x00},
321 {0xf2, 0x00},
322 {0xf3, 0x00},
323 {0xf4, 0x00},
324 {0xf5, 0x00},
325 {0xf6, 0x00},
326 {0xf7, 0x00},
327 {0xf8, 0x00},
328 {0xf9, 0x00},
329 {0xF0, 0x00},
330 {0xF1, 0xF8},
331 {0xF0, 0x80},
332 {0xF0, 0x00},
333 {0xF1, 0xF4},
334 {0xF0, 0x81},
335 {0xF0, 0x01},
336 {0xF1, 0xF0},
337 {0xF0, 0x82},
338 {0xF0, 0x02},
339 {0xF1, 0xEC},
340 {0xF0, 0x83},
341 {0xF0, 0x03},
342 {0xF1, 0xE8},
343 {0xF0, 0x84},
344 {0xF0, 0x04},
345 {0xF1, 0xE4},
346 {0xF0, 0x85},
347 {0xF0, 0x05},
348 {0xF1, 0xE0},
349 {0xF0, 0x86},
350 {0xF0, 0x06},
351 {0xF1, 0xDC},
352 {0xF0, 0x87},
353 {0xF0, 0x07},
354 {0xF1, 0xD8},
355 {0xF0, 0x88},
356 {0xF0, 0x08},
357 {0xF1, 0xD4},
358 {0xF0, 0x89},
359 {0xF0, 0x09},
360 {0xF1, 0xD0},
361 {0xF0, 0x8A},
362 {0xF0, 0x0A},
363 {0xF1, 0xCC},
364 {0xF0, 0x8B},
365 {0xF0, 0x0B},
366 {0xF1, 0xC8},
367 {0xF0, 0x8C},
368 {0xF0, 0x0C},
369 {0xF1, 0xC4},
370 {0xF0, 0x8D},
371 {0xF0, 0x0D},
372 {0xF1, 0xC0},
373 {0xF0, 0x8E},
374 {0xF0, 0x0E},
375 {0xF1, 0xBC},
376 {0xF0, 0x8F},
377 {0xF0, 0x0F},
378 {0xF1, 0xB8},
379 {0xF0, 0x90},
380 {0xF0, 0x10},
381 {0xF1, 0xB4},
382 {0xF0, 0x91},
383 {0xF0, 0x11},
384 {0xF1, 0xB0},
385 {0xF0, 0x92},
386 {0xF0, 0x12},
387 {0xF1, 0xAC},
388 {0xF0, 0x93},
389 {0xF0, 0x13},
390 {0xF1, 0xA8},
391 {0xF0, 0x94},
392 {0xF0, 0x14},
393 {0xF1, 0xA4},
394 {0xF0, 0x95},
395 {0xF0, 0x15},
396 {0xF1, 0xA0},
397 {0xF0, 0x96},
398 {0xF0, 0x16},
399 {0xF1, 0x9C},
400 {0xF0, 0x97},
401 {0xF0, 0x17},
402 {0xF1, 0x98},
403 {0xF0, 0x98},
404 {0xF0, 0x18},
405 {0xF1, 0x94},
406 {0xF0, 0x99},
407 {0xF0, 0x19},
408 {0xF1, 0x90},
409 {0xF0, 0x9A},
410 {0xF0, 0x1A},
411 {0xF1, 0x8C},
412 {0xF0, 0x9B},
413 {0xF0, 0x1B},
414 {0xF1, 0x88},
415 {0xF0, 0x9C},
416 {0xF0, 0x1C},
417 {0xF1, 0x84},
418 {0xF0, 0x9D},
419 {0xF0, 0x1D},
420 {0xF1, 0x80},
421 {0xF0, 0x9E},
422 {0xF0, 0x1E},
423 {0xF1, 0x7C},
424 {0xF0, 0x9F},
425 {0xF0, 0x1F},
426 {0xF1, 0x78},
427 {0xF0, 0xA0},
428 {0xF0, 0x20},
429 {0xF1, 0x74},
430 {0xF0, 0xA1},
431 {0xF0, 0x21},
432 {0xF1, 0x70},
433 {0xF0, 0xA2},
434 {0xF0, 0x22},
435 {0xF1, 0x6C},
436 {0xF0, 0xA3},
437 {0xF0, 0x23},
438 {0xF1, 0x68},
439 {0xF0, 0xA4},
440 {0xF0, 0x24},
441 {0xF1, 0x64},
442 {0xF0, 0xA5},
443 {0xF0, 0x25},
444 {0xF1, 0x60},
445 {0xF0, 0xA6},
446 {0xF0, 0x26},
447 {0xF1, 0x5C},
448 {0xF0, 0xA7},
449 {0xF0, 0x27},
450 {0xF1, 0x58},
451 {0xF0, 0xA8},
452 {0xF0, 0x28},
453 {0xF1, 0x54},
454 {0xF0, 0xA9},
455 {0xF0, 0x29},
456 {0xF1, 0x50},
457 {0xF0, 0xAA},
458 {0xF0, 0x2A},
459 {0xF1, 0x4C},
460 {0xF0, 0xAB},
461 {0xF0, 0x2B},
462 {0xF1, 0x48},
463 {0xF0, 0xAC},
464 {0xF0, 0x2C},
465 {0xF1, 0x44},
466 {0xF0, 0xAD},
467 {0xF0, 0x2D},
468 {0xF1, 0x40},
469 {0xF0, 0xAE},
470 {0xF0, 0x2E},
471 {0xF1, 0x3C},
472 {0xF0, 0xAF},
473 {0xF0, 0x2F},
474 {0xF1, 0x38},
475 {0xF0, 0xB0},
476 {0xF0, 0x30},
477 {0xF1, 0x34},
478 {0xF0, 0xB1},
479 {0xF0, 0x31},
480 {0xF1, 0x30},
481 {0xF0, 0xB2},
482 {0xF0, 0x32},
483 {0xF1, 0x2C},
484 {0xF0, 0xB3},
485 {0xF0, 0x33},
486 {0xF1, 0x28},
487 {0xF0, 0xB4},
488 {0xF0, 0x34},
489 {0xF1, 0x24},
490 {0xF0, 0xB5},
491 {0xF0, 0x35},
492 {0xF1, 0x20},
493 {0xF0, 0xB6},
494 {0xF0, 0x36},
495 {0xF1, 0x1C},
496 {0xF0, 0xB7},
497 {0xF0, 0x37},
498 {0xF1, 0x18},
499 {0xF0, 0xB8},
500 {0xF0, 0x38},
501 {0xF1, 0x14},
502 {0xF0, 0xB9},
503 {0xF0, 0x39},
504 {0xF1, 0x10},
505 {0xF0, 0xBA},
506 {0xF0, 0x3A},
507 {0xF1, 0x0C},
508 {0xF0, 0xBB},
509 {0xF0, 0x3B},
510 {0xF1, 0x08},
511 {0xF0, 0x00},
512 {0xF0, 0x3C},
513 {0xF1, 0x04},
514 {0xF0, 0xBD},
515 {0xF0, 0x3D},
516 {0xF1, 0x00},
517 {0xF0, 0xBE},
518 {0xF0, 0x3E},
519 {0xF1, 0x00},
520 {0xF0, 0xBF},
521 {0xF0, 0x3F},
522 {0xF1, 0x00},
523 {0xF0, 0xC0},
524 {0xF0, 0x00},
525 };
526
527 #define CB_VT3253B0_INIT_FOR_RFMD 256
528 unsigned char byVT3253B0_RFMD[CB_VT3253B0_INIT_FOR_RFMD][2] = {
529 {0x00, 0x31},
530 {0x01, 0x00},
531 {0x02, 0x00},
532 {0x03, 0x00},
533 {0x04, 0x00},
534 {0x05, 0x81},
535 {0x06, 0x00},
536 {0x07, 0x00},
537 {0x08, 0x38},
538 {0x09, 0x45},
539 {0x0a, 0x2a},
540 {0x0b, 0x76},
541 {0x0c, 0x00},
542 {0x0d, 0x00},
543 {0x0e, 0x80},
544 {0x0f, 0x00},
545 {0x10, 0x00},
546 {0x11, 0x00},
547 {0x12, 0x00},
548 {0x13, 0x00},
549 {0x14, 0x00},
550 {0x15, 0x00},
551 {0x16, 0x00},
552 {0x17, 0x00},
553 {0x18, 0x00},
554 {0x19, 0x00},
555 {0x1a, 0x00},
556 {0x1b, 0x8e},
557 {0x1c, 0x06},
558 {0x1d, 0x00},
559 {0x1e, 0x00},
560 {0x1f, 0x00},
561 {0x20, 0x00},
562 {0x21, 0x00},
563 {0x22, 0x00},
564 {0x23, 0x00},
565 {0x24, 0x00},
566 {0x25, 0x4a},
567 {0x26, 0x00},
568 {0x27, 0x00},
569 {0x28, 0x00},
570 {0x29, 0x00},
571 {0x2a, 0x00},
572 {0x2b, 0x00},
573 {0x2c, 0x00},
574 {0x2d, 0x34},
575 {0x2e, 0x18},
576 {0x2f, 0x0c},
577 {0x30, 0x26},
578 {0x31, 0x5b},
579 {0x32, 0x00},
580 {0x33, 0x00},
581 {0x34, 0x00},
582 {0x35, 0x00},
583 {0x36, 0xaa},
584 {0x37, 0xaa},
585 {0x38, 0xff},
586 {0x39, 0xff},
587 {0x3a, 0xf8},
588 {0x3b, 0x00},
589 {0x3c, 0x00},
590 {0x3d, 0x09},
591 {0x3e, 0x0d},
592 {0x3f, 0x04},
593 {0x40, 0x00},
594 {0x41, 0x08},
595 {0x42, 0x00},
596 {0x43, 0x08},
597 {0x44, 0x08},
598 {0x45, 0x14},
599 {0x46, 0x05},
600 {0x47, 0x08},
601 {0x48, 0x00},
602 {0x49, 0x00},
603 {0x4a, 0x00},
604 {0x4b, 0x00},
605 {0x4c, 0x09},
606 {0x4d, 0x80},
607 {0x4e, 0x00},
608 {0x4f, 0xc5},
609 {0x50, 0x14},
610 {0x51, 0x19},
611 {0x52, 0x00},
612 {0x53, 0x00},
613 {0x54, 0x00},
614 {0x55, 0x00},
615 {0x56, 0x00},
616 {0x57, 0x00},
617 {0x58, 0x00},
618 {0x59, 0xb0},
619 {0x5a, 0x00},
620 {0x5b, 0x00},
621 {0x5c, 0x00},
622 {0x5d, 0x00},
623 {0x5e, 0x00},
624 {0x5f, 0x00},
625 {0x60, 0x39},
626 {0x61, 0x83},
627 {0x62, 0x00},
628 {0x63, 0x00},
629 {0x64, 0x00},
630 {0x65, 0x00},
631 {0x66, 0xc0},
632 {0x67, 0x49},
633 {0x68, 0x00},
634 {0x69, 0x00},
635 {0x6a, 0x00},
636 {0x6b, 0x00},
637 {0x6c, 0x00},
638 {0x6d, 0x03},
639 {0x6e, 0x01},
640 {0x6f, 0x00},
641 {0x70, 0x00},
642 {0x71, 0x00},
643 {0x72, 0x00},
644 {0x73, 0x00},
645 {0x74, 0x00},
646 {0x75, 0x00},
647 {0x76, 0x00},
648 {0x77, 0x00},
649 {0x78, 0x00},
650 {0x79, 0x00},
651 {0x7a, 0x00},
652 {0x7b, 0x00},
653 {0x7c, 0x00},
654 {0x7d, 0x00},
655 {0x7e, 0x00},
656 {0x7f, 0x00},
657 {0x80, 0x89},
658 {0x81, 0x00},
659 {0x82, 0x0e},
660 {0x83, 0x00},
661 {0x84, 0x00},
662 {0x85, 0x00},
663 {0x86, 0x00},
664 {0x87, 0x00},
665 {0x88, 0x08},
666 {0x89, 0x00},
667 {0x8a, 0x0e},
668 {0x8b, 0xa7},
669 {0x8c, 0x88},
670 {0x8d, 0x47},
671 {0x8e, 0xaa},
672 {0x8f, 0x02},
673 {0x90, 0x23},
674 {0x91, 0x0c},
675 {0x92, 0x06},
676 {0x93, 0x08},
677 {0x94, 0x00},
678 {0x95, 0x00},
679 {0x96, 0x00},
680 {0x97, 0xeb},
681 {0x98, 0x00},
682 {0x99, 0x00},
683 {0x9a, 0x00},
684 {0x9b, 0x00},
685 {0x9c, 0x00},
686 {0x9d, 0x00},
687 {0x9e, 0x00},
688 {0x9f, 0x00},
689 {0xa0, 0x00},
690 {0xa1, 0x00},
691 {0xa2, 0x00},
692 {0xa3, 0xcd},
693 {0xa4, 0x07},
694 {0xa5, 0x33},
695 {0xa6, 0x18},
696 {0xa7, 0x00},
697 {0xa8, 0x18},
698 {0xa9, 0x00},
699 {0xaa, 0x28},
700 {0xab, 0x00},
701 {0xac, 0x00},
702 {0xad, 0x00},
703 {0xae, 0x00},
704 {0xaf, 0x18},
705 {0xb0, 0x38},
706 {0xb1, 0x30},
707 {0xb2, 0x00},
708 {0xb3, 0x00},
709 {0xb4, 0x00},
710 {0xb5, 0x00},
711 {0xb6, 0x84},
712 {0xb7, 0xfd},
713 {0xb8, 0x00},
714 {0xb9, 0x00},
715 {0xba, 0x00},
716 {0xbb, 0x03},
717 {0xbc, 0x00},
718 {0xbd, 0x00},
719 {0xbe, 0x00},
720 {0xbf, 0x00},
721 {0xc0, 0x10},
722 {0xc1, 0x20},
723 {0xc2, 0x18},
724 {0xc3, 0x20},
725 {0xc4, 0x10},
726 {0xc5, 0x2c},
727 {0xc6, 0x1e},
728 {0xc7, 0x10},
729 {0xc8, 0x12},
730 {0xc9, 0x01},
731 {0xca, 0x6f},
732 {0xcb, 0xa7},
733 {0xcc, 0x3c},
734 {0xcd, 0x10},
735 {0xce, 0x00},
736 {0xcf, 0x22},
737 {0xd0, 0x00},
738 {0xd1, 0x10},
739 {0xd2, 0x00},
740 {0xd3, 0x00},
741 {0xd4, 0x10},
742 {0xd5, 0x33},
743 {0xd6, 0x80},
744 {0xd7, 0x21},
745 {0xd8, 0x00},
746 {0xd9, 0x00},
747 {0xda, 0x00},
748 {0xdb, 0x00},
749 {0xdc, 0x00},
750 {0xdd, 0x00},
751 {0xde, 0x00},
752 {0xdf, 0x00},
753 {0xe0, 0x00},
754 {0xe1, 0xB3},
755 {0xe2, 0x00},
756 {0xe3, 0x00},
757 {0xe4, 0x00},
758 {0xe5, 0x10},
759 {0xe6, 0x00},
760 {0xe7, 0x18},
761 {0xe8, 0x08},
762 {0xe9, 0xd4},
763 {0xea, 0x00},
764 {0xeb, 0xff},
765 {0xec, 0x79},
766 {0xed, 0x10},
767 {0xee, 0x30},
768 {0xef, 0x02},
769 {0xf0, 0x00},
770 {0xf1, 0x09},
771 {0xf2, 0x00},
772 {0xf3, 0x00},
773 {0xf4, 0x00},
774 {0xf5, 0x00},
775 {0xf6, 0x00},
776 {0xf7, 0x00},
777 {0xf8, 0x00},
778 {0xf9, 0x00},
779 {0xfa, 0x00},
780 {0xfb, 0x00},
781 {0xfc, 0x00},
782 {0xfd, 0x00},
783 {0xfe, 0x00},
784 {0xff, 0x00},
785 };
786
787 #define CB_VT3253B0_AGC_FOR_RFMD2959 195
788 // For RFMD2959
789 unsigned char byVT3253B0_AGC4_RFMD2959[CB_VT3253B0_AGC_FOR_RFMD2959][2] = {
790 {0xF0, 0x00},
791 {0xF1, 0x3E},
792 {0xF0, 0x80},
793 {0xF0, 0x00},
794 {0xF1, 0x3E},
795 {0xF0, 0x81},
796 {0xF0, 0x01},
797 {0xF1, 0x3E},
798 {0xF0, 0x82},
799 {0xF0, 0x02},
800 {0xF1, 0x3E},
801 {0xF0, 0x83},
802 {0xF0, 0x03},
803 {0xF1, 0x3B},
804 {0xF0, 0x84},
805 {0xF0, 0x04},
806 {0xF1, 0x39},
807 {0xF0, 0x85},
808 {0xF0, 0x05},
809 {0xF1, 0x38},
810 {0xF0, 0x86},
811 {0xF0, 0x06},
812 {0xF1, 0x37},
813 {0xF0, 0x87},
814 {0xF0, 0x07},
815 {0xF1, 0x36},
816 {0xF0, 0x88},
817 {0xF0, 0x08},
818 {0xF1, 0x35},
819 {0xF0, 0x89},
820 {0xF0, 0x09},
821 {0xF1, 0x35},
822 {0xF0, 0x8A},
823 {0xF0, 0x0A},
824 {0xF1, 0x34},
825 {0xF0, 0x8B},
826 {0xF0, 0x0B},
827 {0xF1, 0x34},
828 {0xF0, 0x8C},
829 {0xF0, 0x0C},
830 {0xF1, 0x33},
831 {0xF0, 0x8D},
832 {0xF0, 0x0D},
833 {0xF1, 0x32},
834 {0xF0, 0x8E},
835 {0xF0, 0x0E},
836 {0xF1, 0x31},
837 {0xF0, 0x8F},
838 {0xF0, 0x0F},
839 {0xF1, 0x30},
840 {0xF0, 0x90},
841 {0xF0, 0x10},
842 {0xF1, 0x2F},
843 {0xF0, 0x91},
844 {0xF0, 0x11},
845 {0xF1, 0x2F},
846 {0xF0, 0x92},
847 {0xF0, 0x12},
848 {0xF1, 0x2E},
849 {0xF0, 0x93},
850 {0xF0, 0x13},
851 {0xF1, 0x2D},
852 {0xF0, 0x94},
853 {0xF0, 0x14},
854 {0xF1, 0x2C},
855 {0xF0, 0x95},
856 {0xF0, 0x15},
857 {0xF1, 0x2B},
858 {0xF0, 0x96},
859 {0xF0, 0x16},
860 {0xF1, 0x2B},
861 {0xF0, 0x97},
862 {0xF0, 0x17},
863 {0xF1, 0x2A},
864 {0xF0, 0x98},
865 {0xF0, 0x18},
866 {0xF1, 0x29},
867 {0xF0, 0x99},
868 {0xF0, 0x19},
869 {0xF1, 0x28},
870 {0xF0, 0x9A},
871 {0xF0, 0x1A},
872 {0xF1, 0x27},
873 {0xF0, 0x9B},
874 {0xF0, 0x1B},
875 {0xF1, 0x26},
876 {0xF0, 0x9C},
877 {0xF0, 0x1C},
878 {0xF1, 0x25},
879 {0xF0, 0x9D},
880 {0xF0, 0x1D},
881 {0xF1, 0x24},
882 {0xF0, 0x9E},
883 {0xF0, 0x1E},
884 {0xF1, 0x24},
885 {0xF0, 0x9F},
886 {0xF0, 0x1F},
887 {0xF1, 0x23},
888 {0xF0, 0xA0},
889 {0xF0, 0x20},
890 {0xF1, 0x22},
891 {0xF0, 0xA1},
892 {0xF0, 0x21},
893 {0xF1, 0x21},
894 {0xF0, 0xA2},
895 {0xF0, 0x22},
896 {0xF1, 0x20},
897 {0xF0, 0xA3},
898 {0xF0, 0x23},
899 {0xF1, 0x20},
900 {0xF0, 0xA4},
901 {0xF0, 0x24},
902 {0xF1, 0x1F},
903 {0xF0, 0xA5},
904 {0xF0, 0x25},
905 {0xF1, 0x1E},
906 {0xF0, 0xA6},
907 {0xF0, 0x26},
908 {0xF1, 0x1D},
909 {0xF0, 0xA7},
910 {0xF0, 0x27},
911 {0xF1, 0x1C},
912 {0xF0, 0xA8},
913 {0xF0, 0x28},
914 {0xF1, 0x1B},
915 {0xF0, 0xA9},
916 {0xF0, 0x29},
917 {0xF1, 0x1B},
918 {0xF0, 0xAA},
919 {0xF0, 0x2A},
920 {0xF1, 0x1A},
921 {0xF0, 0xAB},
922 {0xF0, 0x2B},
923 {0xF1, 0x1A},
924 {0xF0, 0xAC},
925 {0xF0, 0x2C},
926 {0xF1, 0x19},
927 {0xF0, 0xAD},
928 {0xF0, 0x2D},
929 {0xF1, 0x18},
930 {0xF0, 0xAE},
931 {0xF0, 0x2E},
932 {0xF1, 0x17},
933 {0xF0, 0xAF},
934 {0xF0, 0x2F},
935 {0xF1, 0x16},
936 {0xF0, 0xB0},
937 {0xF0, 0x30},
938 {0xF1, 0x15},
939 {0xF0, 0xB1},
940 {0xF0, 0x31},
941 {0xF1, 0x15},
942 {0xF0, 0xB2},
943 {0xF0, 0x32},
944 {0xF1, 0x15},
945 {0xF0, 0xB3},
946 {0xF0, 0x33},
947 {0xF1, 0x14},
948 {0xF0, 0xB4},
949 {0xF0, 0x34},
950 {0xF1, 0x13},
951 {0xF0, 0xB5},
952 {0xF0, 0x35},
953 {0xF1, 0x12},
954 {0xF0, 0xB6},
955 {0xF0, 0x36},
956 {0xF1, 0x11},
957 {0xF0, 0xB7},
958 {0xF0, 0x37},
959 {0xF1, 0x10},
960 {0xF0, 0xB8},
961 {0xF0, 0x38},
962 {0xF1, 0x0F},
963 {0xF0, 0xB9},
964 {0xF0, 0x39},
965 {0xF1, 0x0E},
966 {0xF0, 0xBA},
967 {0xF0, 0x3A},
968 {0xF1, 0x0D},
969 {0xF0, 0xBB},
970 {0xF0, 0x3B},
971 {0xF1, 0x0C},
972 {0xF0, 0xBC},
973 {0xF0, 0x3C},
974 {0xF1, 0x0B},
975 {0xF0, 0xBD},
976 {0xF0, 0x3D},
977 {0xF1, 0x0B},
978 {0xF0, 0xBE},
979 {0xF0, 0x3E},
980 {0xF1, 0x0A},
981 {0xF0, 0xBF},
982 {0xF0, 0x3F},
983 {0xF1, 0x09},
984 {0xF0, 0x00},
985 };
986
987 #define CB_VT3253B0_INIT_FOR_AIROHA2230 256
988 // For AIROHA
989 unsigned char byVT3253B0_AIROHA2230[CB_VT3253B0_INIT_FOR_AIROHA2230][2] = {
990 {0x00, 0x31},
991 {0x01, 0x00},
992 {0x02, 0x00},
993 {0x03, 0x00},
994 {0x04, 0x00},
995 {0x05, 0x80},
996 {0x06, 0x00},
997 {0x07, 0x00},
998 {0x08, 0x70},
999 {0x09, 0x41},
1000 {0x0a, 0x2A},
1001 {0x0b, 0x76},
1002 {0x0c, 0x00},
1003 {0x0d, 0x00},
1004 {0x0e, 0x80},
1005 {0x0f, 0x00},
1006 {0x10, 0x00},
1007 {0x11, 0x00},
1008 {0x12, 0x00},
1009 {0x13, 0x00},
1010 {0x14, 0x00},
1011 {0x15, 0x00},
1012 {0x16, 0x00},
1013 {0x17, 0x00},
1014 {0x18, 0x00},
1015 {0x19, 0x00},
1016 {0x1a, 0x00},
1017 {0x1b, 0x8f},
1018 {0x1c, 0x09},
1019 {0x1d, 0x00},
1020 {0x1e, 0x00},
1021 {0x1f, 0x00},
1022 {0x20, 0x00},
1023 {0x21, 0x00},
1024 {0x22, 0x00},
1025 {0x23, 0x00},
1026 {0x24, 0x00},
1027 {0x25, 0x4a},
1028 {0x26, 0x00},
1029 {0x27, 0x00},
1030 {0x28, 0x00},
1031 {0x29, 0x00},
1032 {0x2a, 0x00},
1033 {0x2b, 0x00},
1034 {0x2c, 0x00},
1035 {0x2d, 0x4a},
1036 {0x2e, 0x00},
1037 {0x2f, 0x0a},
1038 {0x30, 0x26},
1039 {0x31, 0x5b},
1040 {0x32, 0x00},
1041 {0x33, 0x00},
1042 {0x34, 0x00},
1043 {0x35, 0x00},
1044 {0x36, 0xaa},
1045 {0x37, 0xaa},
1046 {0x38, 0xff},
1047 {0x39, 0xff},
1048 {0x3a, 0x79},
1049 {0x3b, 0x00},
1050 {0x3c, 0x00},
1051 {0x3d, 0x0b},
1052 {0x3e, 0x48},
1053 {0x3f, 0x04},
1054 {0x40, 0x00},
1055 {0x41, 0x08},
1056 {0x42, 0x00},
1057 {0x43, 0x08},
1058 {0x44, 0x08},
1059 {0x45, 0x14},
1060 {0x46, 0x05},
1061 {0x47, 0x09},
1062 {0x48, 0x00},
1063 {0x49, 0x00},
1064 {0x4a, 0x00},
1065 {0x4b, 0x00},
1066 {0x4c, 0x09},
1067 {0x4d, 0x73},
1068 {0x4e, 0x00},
1069 {0x4f, 0xc5},
1070 {0x50, 0x15},
1071 {0x51, 0x19},
1072 {0x52, 0x00},
1073 {0x53, 0x00},
1074 {0x54, 0x00},
1075 {0x55, 0x00},
1076 {0x56, 0x00},
1077 {0x57, 0x00},
1078 {0x58, 0x00},
1079 {0x59, 0xb0},
1080 {0x5a, 0x00},
1081 {0x5b, 0x00},
1082 {0x5c, 0x00},
1083 {0x5d, 0x00},
1084 {0x5e, 0x00},
1085 {0x5f, 0x00},
1086 {0x60, 0xe4},
1087 {0x61, 0x80},
1088 {0x62, 0x00},
1089 {0x63, 0x00},
1090 {0x64, 0x00},
1091 {0x65, 0x00},
1092 {0x66, 0x98},
1093 {0x67, 0x0a},
1094 {0x68, 0x00},
1095 {0x69, 0x00},
1096 {0x6a, 0x00},
1097 {0x6b, 0x00},
1098 {0x6c, 0x00}, //RobertYu:20050125, request by JJSue
1099 {0x6d, 0x03},
1100 {0x6e, 0x01},
1101 {0x6f, 0x00},
1102 {0x70, 0x00},
1103 {0x71, 0x00},
1104 {0x72, 0x00},
1105 {0x73, 0x00},
1106 {0x74, 0x00},
1107 {0x75, 0x00},
1108 {0x76, 0x00},
1109 {0x77, 0x00},
1110 {0x78, 0x00},
1111 {0x79, 0x00},
1112 {0x7a, 0x00},
1113 {0x7b, 0x00},
1114 {0x7c, 0x00},
1115 {0x7d, 0x00},
1116 {0x7e, 0x00},
1117 {0x7f, 0x00},
1118 {0x80, 0x8c},
1119 {0x81, 0x01},
1120 {0x82, 0x09},
1121 {0x83, 0x00},
1122 {0x84, 0x00},
1123 {0x85, 0x00},
1124 {0x86, 0x00},
1125 {0x87, 0x00},
1126 {0x88, 0x08},
1127 {0x89, 0x00},
1128 {0x8a, 0x0f},
1129 {0x8b, 0xb7},
1130 {0x8c, 0x88},
1131 {0x8d, 0x47},
1132 {0x8e, 0xaa},
1133 {0x8f, 0x02},
1134 {0x90, 0x22},
1135 {0x91, 0x00},
1136 {0x92, 0x00},
1137 {0x93, 0x00},
1138 {0x94, 0x00},
1139 {0x95, 0x00},
1140 {0x96, 0x00},
1141 {0x97, 0xeb},
1142 {0x98, 0x00},
1143 {0x99, 0x00},
1144 {0x9a, 0x00},
1145 {0x9b, 0x00},
1146 {0x9c, 0x00},
1147 {0x9d, 0x00},
1148 {0x9e, 0x00},
1149 {0x9f, 0x01},
1150 {0xa0, 0x00},
1151 {0xa1, 0x00},
1152 {0xa2, 0x00},
1153 {0xa3, 0x00},
1154 {0xa4, 0x00},
1155 {0xa5, 0x00},
1156 {0xa6, 0x10},
1157 {0xa7, 0x00},
1158 {0xa8, 0x18},
1159 {0xa9, 0x00},
1160 {0xaa, 0x00},
1161 {0xab, 0x00},
1162 {0xac, 0x00},
1163 {0xad, 0x00},
1164 {0xae, 0x00},
1165 {0xaf, 0x18},
1166 {0xb0, 0x38},
1167 {0xb1, 0x30},
1168 {0xb2, 0x00},
1169 {0xb3, 0x00},
1170 {0xb4, 0xff},
1171 {0xb5, 0x0f},
1172 {0xb6, 0xe4},
1173 {0xb7, 0xe2},
1174 {0xb8, 0x00},
1175 {0xb9, 0x00},
1176 {0xba, 0x00},
1177 {0xbb, 0x03},
1178 {0xbc, 0x01},
1179 {0xbd, 0x00},
1180 {0xbe, 0x00},
1181 {0xbf, 0x00},
1182 {0xc0, 0x18},
1183 {0xc1, 0x20},
1184 {0xc2, 0x07},
1185 {0xc3, 0x18},
1186 {0xc4, 0xff},
1187 {0xc5, 0x2c},
1188 {0xc6, 0x0c},
1189 {0xc7, 0x0a},
1190 {0xc8, 0x0e},
1191 {0xc9, 0x01},
1192 {0xca, 0x68},
1193 {0xcb, 0xa7},
1194 {0xcc, 0x3c},
1195 {0xcd, 0x10},
1196 {0xce, 0x00},
1197 {0xcf, 0x25},
1198 {0xd0, 0x40},
1199 {0xd1, 0x12},
1200 {0xd2, 0x00},
1201 {0xd3, 0x00},
1202 {0xd4, 0x10},
1203 {0xd5, 0x28},
1204 {0xd6, 0x80},
1205 {0xd7, 0x2A},
1206 {0xd8, 0x00},
1207 {0xd9, 0x00},
1208 {0xda, 0x00},
1209 {0xdb, 0x00},
1210 {0xdc, 0x00},
1211 {0xdd, 0x00},
1212 {0xde, 0x00},
1213 {0xdf, 0x00},
1214 {0xe0, 0x00},
1215 {0xe1, 0xB3},
1216 {0xe2, 0x00},
1217 {0xe3, 0x00},
1218 {0xe4, 0x00},
1219 {0xe5, 0x10},
1220 {0xe6, 0x00},
1221 {0xe7, 0x1C},
1222 {0xe8, 0x00},
1223 {0xe9, 0xf4},
1224 {0xea, 0x00},
1225 {0xeb, 0xff},
1226 {0xec, 0x79},
1227 {0xed, 0x20},
1228 {0xee, 0x30},
1229 {0xef, 0x01},
1230 {0xf0, 0x00},
1231 {0xf1, 0x3e},
1232 {0xf2, 0x00},
1233 {0xf3, 0x00},
1234 {0xf4, 0x00},
1235 {0xf5, 0x00},
1236 {0xf6, 0x00},
1237 {0xf7, 0x00},
1238 {0xf8, 0x00},
1239 {0xf9, 0x00},
1240 {0xfa, 0x00},
1241 {0xfb, 0x00},
1242 {0xfc, 0x00},
1243 {0xfd, 0x00},
1244 {0xfe, 0x00},
1245 {0xff, 0x00},
1246 };
1247
1248 #define CB_VT3253B0_INIT_FOR_UW2451 256
1249 //For UW2451
1250 unsigned char byVT3253B0_UW2451[CB_VT3253B0_INIT_FOR_UW2451][2] = {
1251 {0x00, 0x31},
1252 {0x01, 0x00},
1253 {0x02, 0x00},
1254 {0x03, 0x00},
1255 {0x04, 0x00},
1256 {0x05, 0x81},
1257 {0x06, 0x00},
1258 {0x07, 0x00},
1259 {0x08, 0x38},
1260 {0x09, 0x45},
1261 {0x0a, 0x28},
1262 {0x0b, 0x76},
1263 {0x0c, 0x00},
1264 {0x0d, 0x00},
1265 {0x0e, 0x80},
1266 {0x0f, 0x00},
1267 {0x10, 0x00},
1268 {0x11, 0x00},
1269 {0x12, 0x00},
1270 {0x13, 0x00},
1271 {0x14, 0x00},
1272 {0x15, 0x00},
1273 {0x16, 0x00},
1274 {0x17, 0x00},
1275 {0x18, 0x00},
1276 {0x19, 0x00},
1277 {0x1a, 0x00},
1278 {0x1b, 0x8f},
1279 {0x1c, 0x0f},
1280 {0x1d, 0x00},
1281 {0x1e, 0x00},
1282 {0x1f, 0x00},
1283 {0x20, 0x00},
1284 {0x21, 0x00},
1285 {0x22, 0x00},
1286 {0x23, 0x00},
1287 {0x24, 0x00},
1288 {0x25, 0x4a},
1289 {0x26, 0x00},
1290 {0x27, 0x00},
1291 {0x28, 0x00},
1292 {0x29, 0x00},
1293 {0x2a, 0x00},
1294 {0x2b, 0x00},
1295 {0x2c, 0x00},
1296 {0x2d, 0x18},
1297 {0x2e, 0x00},
1298 {0x2f, 0x0a},
1299 {0x30, 0x26},
1300 {0x31, 0x5b},
1301 {0x32, 0x00},
1302 {0x33, 0x00},
1303 {0x34, 0x00},
1304 {0x35, 0x00},
1305 {0x36, 0xaa},
1306 {0x37, 0xaa},
1307 {0x38, 0xff},
1308 {0x39, 0xff},
1309 {0x3a, 0x00},
1310 {0x3b, 0x00},
1311 {0x3c, 0x00},
1312 {0x3d, 0x03},
1313 {0x3e, 0x1d},
1314 {0x3f, 0x04},
1315 {0x40, 0x00},
1316 {0x41, 0x08},
1317 {0x42, 0x00},
1318 {0x43, 0x08},
1319 {0x44, 0x08},
1320 {0x45, 0x14},
1321 {0x46, 0x05},
1322 {0x47, 0x09},
1323 {0x48, 0x00},
1324 {0x49, 0x00},
1325 {0x4a, 0x00},
1326 {0x4b, 0x00},
1327 {0x4c, 0x09},
1328 {0x4d, 0x90},
1329 {0x4e, 0x00},
1330 {0x4f, 0xc5},
1331 {0x50, 0x15},
1332 {0x51, 0x19},
1333 {0x52, 0x00},
1334 {0x53, 0x00},
1335 {0x54, 0x00},
1336 {0x55, 0x00},
1337 {0x56, 0x00},
1338 {0x57, 0x00},
1339 {0x58, 0x00},
1340 {0x59, 0xb0},
1341 {0x5a, 0x00},
1342 {0x5b, 0x00},
1343 {0x5c, 0x00},
1344 {0x5d, 0x00},
1345 {0x5e, 0x00},
1346 {0x5f, 0x00},
1347 {0x60, 0xb3},
1348 {0x61, 0x81},
1349 {0x62, 0x00},
1350 {0x63, 0x00},
1351 {0x64, 0x00},
1352 {0x65, 0x00},
1353 {0x66, 0x57},
1354 {0x67, 0x6c},
1355 {0x68, 0x00},
1356 {0x69, 0x00},
1357 {0x6a, 0x00},
1358 {0x6b, 0x00},
1359 {0x6c, 0x00}, //RobertYu:20050125, request by JJSue
1360 {0x6d, 0x03},
1361 {0x6e, 0x01},
1362 {0x6f, 0x00},
1363 {0x70, 0x00},
1364 {0x71, 0x00},
1365 {0x72, 0x00},
1366 {0x73, 0x00},
1367 {0x74, 0x00},
1368 {0x75, 0x00},
1369 {0x76, 0x00},
1370 {0x77, 0x00},
1371 {0x78, 0x00},
1372 {0x79, 0x00},
1373 {0x7a, 0x00},
1374 {0x7b, 0x00},
1375 {0x7c, 0x00},
1376 {0x7d, 0x00},
1377 {0x7e, 0x00},
1378 {0x7f, 0x00},
1379 {0x80, 0x8c},
1380 {0x81, 0x00},
1381 {0x82, 0x0e},
1382 {0x83, 0x00},
1383 {0x84, 0x00},
1384 {0x85, 0x00},
1385 {0x86, 0x00},
1386 {0x87, 0x00},
1387 {0x88, 0x08},
1388 {0x89, 0x00},
1389 {0x8a, 0x0e},
1390 {0x8b, 0xa7},
1391 {0x8c, 0x88},
1392 {0x8d, 0x47},
1393 {0x8e, 0xaa},
1394 {0x8f, 0x02},
1395 {0x90, 0x00},
1396 {0x91, 0x00},
1397 {0x92, 0x00},
1398 {0x93, 0x00},
1399 {0x94, 0x00},
1400 {0x95, 0x00},
1401 {0x96, 0x00},
1402 {0x97, 0xe3},
1403 {0x98, 0x00},
1404 {0x99, 0x00},
1405 {0x9a, 0x00},
1406 {0x9b, 0x00},
1407 {0x9c, 0x00},
1408 {0x9d, 0x00},
1409 {0x9e, 0x00},
1410 {0x9f, 0x00},
1411 {0xa0, 0x00},
1412 {0xa1, 0x00},
1413 {0xa2, 0x00},
1414 {0xa3, 0x00},
1415 {0xa4, 0x00},
1416 {0xa5, 0x00},
1417 {0xa6, 0x10},
1418 {0xa7, 0x00},
1419 {0xa8, 0x18},
1420 {0xa9, 0x00},
1421 {0xaa, 0x00},
1422 {0xab, 0x00},
1423 {0xac, 0x00},
1424 {0xad, 0x00},
1425 {0xae, 0x00},
1426 {0xaf, 0x18},
1427 {0xb0, 0x18},
1428 {0xb1, 0x30},
1429 {0xb2, 0x00},
1430 {0xb3, 0x00},
1431 {0xb4, 0x00},
1432 {0xb5, 0x00},
1433 {0xb6, 0x00},
1434 {0xb7, 0x00},
1435 {0xb8, 0x00},
1436 {0xb9, 0x00},
1437 {0xba, 0x00},
1438 {0xbb, 0x03},
1439 {0xbc, 0x01},
1440 {0xbd, 0x00},
1441 {0xbe, 0x00},
1442 {0xbf, 0x00},
1443 {0xc0, 0x10},
1444 {0xc1, 0x20},
1445 {0xc2, 0x00},
1446 {0xc3, 0x20},
1447 {0xc4, 0x00},
1448 {0xc5, 0x2c},
1449 {0xc6, 0x1c},
1450 {0xc7, 0x10},
1451 {0xc8, 0x10},
1452 {0xc9, 0x01},
1453 {0xca, 0x68},
1454 {0xcb, 0xa7},
1455 {0xcc, 0x3c},
1456 {0xcd, 0x09},
1457 {0xce, 0x00},
1458 {0xcf, 0x20},
1459 {0xd0, 0x40},
1460 {0xd1, 0x10},
1461 {0xd2, 0x00},
1462 {0xd3, 0x00},
1463 {0xd4, 0x20},
1464 {0xd5, 0x28},
1465 {0xd6, 0xa0},
1466 {0xd7, 0x2a},
1467 {0xd8, 0x00},
1468 {0xd9, 0x00},
1469 {0xda, 0x00},
1470 {0xdb, 0x00},
1471 {0xdc, 0x00},
1472 {0xdd, 0x00},
1473 {0xde, 0x00},
1474 {0xdf, 0x00},
1475 {0xe0, 0x00},
1476 {0xe1, 0xd3},
1477 {0xe2, 0xc0},
1478 {0xe3, 0x00},
1479 {0xe4, 0x00},
1480 {0xe5, 0x10},
1481 {0xe6, 0x00},
1482 {0xe7, 0x12},
1483 {0xe8, 0x12},
1484 {0xe9, 0x34},
1485 {0xea, 0x00},
1486 {0xeb, 0xff},
1487 {0xec, 0x79},
1488 {0xed, 0x20},
1489 {0xee, 0x30},
1490 {0xef, 0x01},
1491 {0xf0, 0x00},
1492 {0xf1, 0x3e},
1493 {0xf2, 0x00},
1494 {0xf3, 0x00},
1495 {0xf4, 0x00},
1496 {0xf5, 0x00},
1497 {0xf6, 0x00},
1498 {0xf7, 0x00},
1499 {0xf8, 0x00},
1500 {0xf9, 0x00},
1501 {0xfa, 0x00},
1502 {0xfb, 0x00},
1503 {0xfc, 0x00},
1504 {0xfd, 0x00},
1505 {0xfe, 0x00},
1506 {0xff, 0x00},
1507 };
1508
1509 #define CB_VT3253B0_AGC 193
1510 // For AIROHA
1511 unsigned char byVT3253B0_AGC[CB_VT3253B0_AGC][2] = {
1512 {0xF0, 0x00},
1513 {0xF1, 0x00},
1514 {0xF0, 0x80},
1515 {0xF0, 0x01},
1516 {0xF1, 0x00},
1517 {0xF0, 0x81},
1518 {0xF0, 0x02},
1519 {0xF1, 0x02},
1520 {0xF0, 0x82},
1521 {0xF0, 0x03},
1522 {0xF1, 0x04},
1523 {0xF0, 0x83},
1524 {0xF0, 0x03},
1525 {0xF1, 0x04},
1526 {0xF0, 0x84},
1527 {0xF0, 0x04},
1528 {0xF1, 0x06},
1529 {0xF0, 0x85},
1530 {0xF0, 0x05},
1531 {0xF1, 0x06},
1532 {0xF0, 0x86},
1533 {0xF0, 0x06},
1534 {0xF1, 0x06},
1535 {0xF0, 0x87},
1536 {0xF0, 0x07},
1537 {0xF1, 0x08},
1538 {0xF0, 0x88},
1539 {0xF0, 0x08},
1540 {0xF1, 0x08},
1541 {0xF0, 0x89},
1542 {0xF0, 0x09},
1543 {0xF1, 0x0A},
1544 {0xF0, 0x8A},
1545 {0xF0, 0x0A},
1546 {0xF1, 0x0A},
1547 {0xF0, 0x8B},
1548 {0xF0, 0x0B},
1549 {0xF1, 0x0C},
1550 {0xF0, 0x8C},
1551 {0xF0, 0x0C},
1552 {0xF1, 0x0C},
1553 {0xF0, 0x8D},
1554 {0xF0, 0x0D},
1555 {0xF1, 0x0E},
1556 {0xF0, 0x8E},
1557 {0xF0, 0x0E},
1558 {0xF1, 0x0E},
1559 {0xF0, 0x8F},
1560 {0xF0, 0x0F},
1561 {0xF1, 0x10},
1562 {0xF0, 0x90},
1563 {0xF0, 0x10},
1564 {0xF1, 0x10},
1565 {0xF0, 0x91},
1566 {0xF0, 0x11},
1567 {0xF1, 0x12},
1568 {0xF0, 0x92},
1569 {0xF0, 0x12},
1570 {0xF1, 0x12},
1571 {0xF0, 0x93},
1572 {0xF0, 0x13},
1573 {0xF1, 0x14},
1574 {0xF0, 0x94},
1575 {0xF0, 0x14},
1576 {0xF1, 0x14},
1577 {0xF0, 0x95},
1578 {0xF0, 0x15},
1579 {0xF1, 0x16},
1580 {0xF0, 0x96},
1581 {0xF0, 0x16},
1582 {0xF1, 0x16},
1583 {0xF0, 0x97},
1584 {0xF0, 0x17},
1585 {0xF1, 0x18},
1586 {0xF0, 0x98},
1587 {0xF0, 0x18},
1588 {0xF1, 0x18},
1589 {0xF0, 0x99},
1590 {0xF0, 0x19},
1591 {0xF1, 0x1A},
1592 {0xF0, 0x9A},
1593 {0xF0, 0x1A},
1594 {0xF1, 0x1A},
1595 {0xF0, 0x9B},
1596 {0xF0, 0x1B},
1597 {0xF1, 0x1C},
1598 {0xF0, 0x9C},
1599 {0xF0, 0x1C},
1600 {0xF1, 0x1C},
1601 {0xF0, 0x9D},
1602 {0xF0, 0x1D},
1603 {0xF1, 0x1E},
1604 {0xF0, 0x9E},
1605 {0xF0, 0x1E},
1606 {0xF1, 0x1E},
1607 {0xF0, 0x9F},
1608 {0xF0, 0x1F},
1609 {0xF1, 0x20},
1610 {0xF0, 0xA0},
1611 {0xF0, 0x20},
1612 {0xF1, 0x20},
1613 {0xF0, 0xA1},
1614 {0xF0, 0x21},
1615 {0xF1, 0x22},
1616 {0xF0, 0xA2},
1617 {0xF0, 0x22},
1618 {0xF1, 0x22},
1619 {0xF0, 0xA3},
1620 {0xF0, 0x23},
1621 {0xF1, 0x24},
1622 {0xF0, 0xA4},
1623 {0xF0, 0x24},
1624 {0xF1, 0x24},
1625 {0xF0, 0xA5},
1626 {0xF0, 0x25},
1627 {0xF1, 0x26},
1628 {0xF0, 0xA6},
1629 {0xF0, 0x26},
1630 {0xF1, 0x26},
1631 {0xF0, 0xA7},
1632 {0xF0, 0x27},
1633 {0xF1, 0x28},
1634 {0xF0, 0xA8},
1635 {0xF0, 0x28},
1636 {0xF1, 0x28},
1637 {0xF0, 0xA9},
1638 {0xF0, 0x29},
1639 {0xF1, 0x2A},
1640 {0xF0, 0xAA},
1641 {0xF0, 0x2A},
1642 {0xF1, 0x2A},
1643 {0xF0, 0xAB},
1644 {0xF0, 0x2B},
1645 {0xF1, 0x2C},
1646 {0xF0, 0xAC},
1647 {0xF0, 0x2C},
1648 {0xF1, 0x2C},
1649 {0xF0, 0xAD},
1650 {0xF0, 0x2D},
1651 {0xF1, 0x2E},
1652 {0xF0, 0xAE},
1653 {0xF0, 0x2E},
1654 {0xF1, 0x2E},
1655 {0xF0, 0xAF},
1656 {0xF0, 0x2F},
1657 {0xF1, 0x30},
1658 {0xF0, 0xB0},
1659 {0xF0, 0x30},
1660 {0xF1, 0x30},
1661 {0xF0, 0xB1},
1662 {0xF0, 0x31},
1663 {0xF1, 0x32},
1664 {0xF0, 0xB2},
1665 {0xF0, 0x32},
1666 {0xF1, 0x32},
1667 {0xF0, 0xB3},
1668 {0xF0, 0x33},
1669 {0xF1, 0x34},
1670 {0xF0, 0xB4},
1671 {0xF0, 0x34},
1672 {0xF1, 0x34},
1673 {0xF0, 0xB5},
1674 {0xF0, 0x35},
1675 {0xF1, 0x36},
1676 {0xF0, 0xB6},
1677 {0xF0, 0x36},
1678 {0xF1, 0x36},
1679 {0xF0, 0xB7},
1680 {0xF0, 0x37},
1681 {0xF1, 0x38},
1682 {0xF0, 0xB8},
1683 {0xF0, 0x38},
1684 {0xF1, 0x38},
1685 {0xF0, 0xB9},
1686 {0xF0, 0x39},
1687 {0xF1, 0x3A},
1688 {0xF0, 0xBA},
1689 {0xF0, 0x3A},
1690 {0xF1, 0x3A},
1691 {0xF0, 0xBB},
1692 {0xF0, 0x3B},
1693 {0xF1, 0x3C},
1694 {0xF0, 0xBC},
1695 {0xF0, 0x3C},
1696 {0xF1, 0x3C},
1697 {0xF0, 0xBD},
1698 {0xF0, 0x3D},
1699 {0xF1, 0x3E},
1700 {0xF0, 0xBE},
1701 {0xF0, 0x3E},
1702 {0xF1, 0x3E},
1703 {0xF0, 0xBF},
1704 {0xF0, 0x00},
1705 };
1706
1707 const unsigned short awcFrameTime[MAX_RATE] =
1708 {10, 20, 55, 110, 24, 36, 48, 72, 96, 144, 192, 216};
1709
1710 /*--------------------- Static Functions --------------------------*/
1711
1712 static
1713 unsigned long
1714 s_ulGetRatio(PSDevice pDevice);
1715
1716 static
1717 void
1718 s_vChangeAntenna(
1719 PSDevice pDevice
1720 );
1721
1722 static
1723 void
1724 s_vChangeAntenna(
1725 PSDevice pDevice
1726 )
1727 {
1728 if (pDevice->dwRxAntennaSel == 0) {
1729 pDevice->dwRxAntennaSel = 1;
1730 if (pDevice->bTxRxAntInv == true)
1731 BBvSetRxAntennaMode(pDevice->PortOffset, ANT_A);
1732 else
1733 BBvSetRxAntennaMode(pDevice->PortOffset, ANT_B);
1734 } else {
1735 pDevice->dwRxAntennaSel = 0;
1736 if (pDevice->bTxRxAntInv == true)
1737 BBvSetRxAntennaMode(pDevice->PortOffset, ANT_B);
1738 else
1739 BBvSetRxAntennaMode(pDevice->PortOffset, ANT_A);
1740 }
1741 if (pDevice->dwTxAntennaSel == 0) {
1742 pDevice->dwTxAntennaSel = 1;
1743 BBvSetTxAntennaMode(pDevice->PortOffset, ANT_B);
1744 } else {
1745 pDevice->dwTxAntennaSel = 0;
1746 BBvSetTxAntennaMode(pDevice->PortOffset, ANT_A);
1747 }
1748 }
1749
1750 /*--------------------- Export Variables --------------------------*/
1751 /*
1752 * Description: Calculate data frame transmitting time
1753 *
1754 * Parameters:
1755 * In:
1756 * byPreambleType - Preamble Type
1757 * byPktType - PK_TYPE_11A, PK_TYPE_11B, PK_TYPE_11GB, PK_TYPE_11GA
1758 * cbFrameLength - Baseband Type
1759 * wRate - Tx Rate
1760 * Out:
1761 *
1762 * Return Value: FrameTime
1763 *
1764 */
1765 unsigned int
1766 BBuGetFrameTime(
1767 unsigned char byPreambleType,
1768 unsigned char byPktType,
1769 unsigned int cbFrameLength,
1770 unsigned short wRate
1771 )
1772 {
1773 unsigned int uFrameTime;
1774 unsigned int uPreamble;
1775 unsigned int uTmp;
1776 unsigned int uRateIdx = (unsigned int) wRate;
1777 unsigned int uRate = 0;
1778
1779 if (uRateIdx > RATE_54M) {
1780 ASSERT(0);
1781 return 0;
1782 }
1783
1784 uRate = (unsigned int)awcFrameTime[uRateIdx];
1785
1786 if (uRateIdx <= 3) { //CCK mode
1787
1788 if (byPreambleType == 1) {//Short
1789 uPreamble = 96;
1790 } else {
1791 uPreamble = 192;
1792 }
1793 uFrameTime = (cbFrameLength * 80) / uRate; //?????
1794 uTmp = (uFrameTime * uRate) / 80;
1795 if (cbFrameLength != uTmp) {
1796 uFrameTime++;
1797 }
1798
1799 return uPreamble + uFrameTime;
1800 } else {
1801 uFrameTime = (cbFrameLength * 8 + 22) / uRate; //????????
1802 uTmp = ((uFrameTime * uRate) - 22) / 8;
1803 if (cbFrameLength != uTmp) {
1804 uFrameTime++;
1805 }
1806 uFrameTime = uFrameTime * 4; //???????
1807 if (byPktType != PK_TYPE_11A) {
1808 uFrameTime += 6; //??????
1809 }
1810 return 20 + uFrameTime; //??????
1811 }
1812 }
1813
1814 /*
1815 * Description: Calculate Length, Service, and Signal fields of Phy for Tx
1816 *
1817 * Parameters:
1818 * In:
1819 * pDevice - Device Structure
1820 * cbFrameLength - Tx Frame Length
1821 * wRate - Tx Rate
1822 * Out:
1823 * pwPhyLen - pointer to Phy Length field
1824 * pbyPhySrv - pointer to Phy Service field
1825 * pbyPhySgn - pointer to Phy Signal field
1826 *
1827 * Return Value: none
1828 *
1829 */
1830 void
1831 BBvCalculateParameter(
1832 PSDevice pDevice,
1833 unsigned int cbFrameLength,
1834 unsigned short wRate,
1835 unsigned char byPacketType,
1836 unsigned short *pwPhyLen,
1837 unsigned char *pbyPhySrv,
1838 unsigned char *pbyPhySgn
1839 )
1840 {
1841 unsigned int cbBitCount;
1842 unsigned int cbUsCount = 0;
1843 unsigned int cbTmp;
1844 bool bExtBit;
1845 unsigned char byPreambleType = pDevice->byPreambleType;
1846 bool bCCK = pDevice->bCCK;
1847
1848 cbBitCount = cbFrameLength * 8;
1849 bExtBit = false;
1850
1851 switch (wRate) {
1852 case RATE_1M:
1853 cbUsCount = cbBitCount;
1854 *pbyPhySgn = 0x00;
1855 break;
1856
1857 case RATE_2M:
1858 cbUsCount = cbBitCount / 2;
1859 if (byPreambleType == 1)
1860 *pbyPhySgn = 0x09;
1861 else // long preamble
1862 *pbyPhySgn = 0x01;
1863 break;
1864
1865 case RATE_5M:
1866 if (!bCCK)
1867 cbBitCount++;
1868 cbUsCount = (cbBitCount * 10) / 55;
1869 cbTmp = (cbUsCount * 55) / 10;
1870 if (cbTmp != cbBitCount)
1871 cbUsCount++;
1872 if (byPreambleType == 1)
1873 *pbyPhySgn = 0x0a;
1874 else // long preamble
1875 *pbyPhySgn = 0x02;
1876 break;
1877
1878 case RATE_11M:
1879
1880 if (!bCCK)
1881 cbBitCount++;
1882 cbUsCount = cbBitCount / 11;
1883 cbTmp = cbUsCount * 11;
1884 if (cbTmp != cbBitCount) {
1885 cbUsCount++;
1886 if ((cbBitCount - cbTmp) <= 3)
1887 bExtBit = true;
1888 }
1889 if (byPreambleType == 1)
1890 *pbyPhySgn = 0x0b;
1891 else // long preamble
1892 *pbyPhySgn = 0x03;
1893 break;
1894
1895 case RATE_6M:
1896 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1897 *pbyPhySgn = 0x9B; //1001 1011
1898 } else {//11g, 2.4GHZ
1899 *pbyPhySgn = 0x8B; //1000 1011
1900 }
1901 break;
1902
1903 case RATE_9M:
1904 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1905 *pbyPhySgn = 0x9F; //1001 1111
1906 } else {//11g, 2.4GHZ
1907 *pbyPhySgn = 0x8F; //1000 1111
1908 }
1909 break;
1910
1911 case RATE_12M:
1912 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1913 *pbyPhySgn = 0x9A; //1001 1010
1914 } else {//11g, 2.4GHZ
1915 *pbyPhySgn = 0x8A; //1000 1010
1916 }
1917 break;
1918
1919 case RATE_18M:
1920 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1921 *pbyPhySgn = 0x9E; //1001 1110
1922 } else {//11g, 2.4GHZ
1923 *pbyPhySgn = 0x8E; //1000 1110
1924 }
1925 break;
1926
1927 case RATE_24M:
1928 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1929 *pbyPhySgn = 0x99; //1001 1001
1930 } else {//11g, 2.4GHZ
1931 *pbyPhySgn = 0x89; //1000 1001
1932 }
1933 break;
1934
1935 case RATE_36M:
1936 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1937 *pbyPhySgn = 0x9D; //1001 1101
1938 } else {//11g, 2.4GHZ
1939 *pbyPhySgn = 0x8D; //1000 1101
1940 }
1941 break;
1942
1943 case RATE_48M:
1944 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1945 *pbyPhySgn = 0x98; //1001 1000
1946 } else {//11g, 2.4GHZ
1947 *pbyPhySgn = 0x88; //1000 1000
1948 }
1949 break;
1950
1951 case RATE_54M:
1952 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1953 *pbyPhySgn = 0x9C; //1001 1100
1954 } else {//11g, 2.4GHZ
1955 *pbyPhySgn = 0x8C; //1000 1100
1956 }
1957 break;
1958
1959 default:
1960 if (byPacketType == PK_TYPE_11A) {//11a, 5GHZ
1961 *pbyPhySgn = 0x9C; //1001 1100
1962 } else {//11g, 2.4GHZ
1963 *pbyPhySgn = 0x8C; //1000 1100
1964 }
1965 break;
1966 }
1967
1968 if (byPacketType == PK_TYPE_11B) {
1969 *pbyPhySrv = 0x00;
1970 if (bExtBit)
1971 *pbyPhySrv = *pbyPhySrv | 0x80;
1972 *pwPhyLen = (unsigned short)cbUsCount;
1973 } else {
1974 *pbyPhySrv = 0x00;
1975 *pwPhyLen = (unsigned short)cbFrameLength;
1976 }
1977 }
1978
1979 /*
1980 * Description: Read a byte from BASEBAND, by embedded programming
1981 *
1982 * Parameters:
1983 * In:
1984 * dwIoBase - I/O base address
1985 * byBBAddr - address of register in Baseband
1986 * Out:
1987 * pbyData - data read
1988 *
1989 * Return Value: true if succeeded; false if failed.
1990 *
1991 */
1992 bool BBbReadEmbedded(unsigned long dwIoBase, unsigned char byBBAddr, unsigned char *pbyData)
1993 {
1994 unsigned short ww;
1995 unsigned char byValue;
1996
1997 // BB reg offset
1998 VNSvOutPortB(dwIoBase + MAC_REG_BBREGADR, byBBAddr);
1999
2000 // turn on REGR
2001 MACvRegBitsOn(dwIoBase, MAC_REG_BBREGCTL, BBREGCTL_REGR);
2002 // W_MAX_TIMEOUT is the timeout period
2003 for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
2004 VNSvInPortB(dwIoBase + MAC_REG_BBREGCTL, &byValue);
2005 if (byValue & BBREGCTL_DONE)
2006 break;
2007 }
2008
2009 // get BB data
2010 VNSvInPortB(dwIoBase + MAC_REG_BBREGDATA, pbyData);
2011
2012 if (ww == W_MAX_TIMEOUT) {
2013 DBG_PORT80(0x30);
2014 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO " DBG_PORT80(0x30)\n");
2015 return false;
2016 }
2017 return true;
2018 }
2019
2020 /*
2021 * Description: Write a Byte to BASEBAND, by embedded programming
2022 *
2023 * Parameters:
2024 * In:
2025 * dwIoBase - I/O base address
2026 * byBBAddr - address of register in Baseband
2027 * byData - data to write
2028 * Out:
2029 * none
2030 *
2031 * Return Value: true if succeeded; false if failed.
2032 *
2033 */
2034 bool BBbWriteEmbedded(unsigned long dwIoBase, unsigned char byBBAddr, unsigned char byData)
2035 {
2036 unsigned short ww;
2037 unsigned char byValue;
2038
2039 // BB reg offset
2040 VNSvOutPortB(dwIoBase + MAC_REG_BBREGADR, byBBAddr);
2041 // set BB data
2042 VNSvOutPortB(dwIoBase + MAC_REG_BBREGDATA, byData);
2043
2044 // turn on BBREGCTL_REGW
2045 MACvRegBitsOn(dwIoBase, MAC_REG_BBREGCTL, BBREGCTL_REGW);
2046 // W_MAX_TIMEOUT is the timeout period
2047 for (ww = 0; ww < W_MAX_TIMEOUT; ww++) {
2048 VNSvInPortB(dwIoBase + MAC_REG_BBREGCTL, &byValue);
2049 if (byValue & BBREGCTL_DONE)
2050 break;
2051 }
2052
2053 if (ww == W_MAX_TIMEOUT) {
2054 DBG_PORT80(0x31);
2055 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO " DBG_PORT80(0x31)\n");
2056 return false;
2057 }
2058 return true;
2059 }
2060
2061 /*
2062 * Description: Test if all bits are set for the Baseband register
2063 *
2064 * Parameters:
2065 * In:
2066 * dwIoBase - I/O base address
2067 * byBBAddr - address of register in Baseband
2068 * byTestBits - TestBits
2069 * Out:
2070 * none
2071 *
2072 * Return Value: true if all TestBits are set; false otherwise.
2073 *
2074 */
2075 bool BBbIsRegBitsOn(unsigned long dwIoBase, unsigned char byBBAddr, unsigned char byTestBits)
2076 {
2077 unsigned char byOrgData;
2078
2079 BBbReadEmbedded(dwIoBase, byBBAddr, &byOrgData);
2080 return (byOrgData & byTestBits) == byTestBits;
2081 }
2082
2083 /*
2084 * Description: Test if all bits are clear for the Baseband register
2085 *
2086 * Parameters:
2087 * In:
2088 * dwIoBase - I/O base address
2089 * byBBAddr - address of register in Baseband
2090 * byTestBits - TestBits
2091 * Out:
2092 * none
2093 *
2094 * Return Value: true if all TestBits are clear; false otherwise.
2095 *
2096 */
2097 bool BBbIsRegBitsOff(unsigned long dwIoBase, unsigned char byBBAddr, unsigned char byTestBits)
2098 {
2099 unsigned char byOrgData;
2100
2101 BBbReadEmbedded(dwIoBase, byBBAddr, &byOrgData);
2102 return (byOrgData & byTestBits) == 0;
2103 }
2104
2105 /*
2106 * Description: VIA VT3253 Baseband chip init function
2107 *
2108 * Parameters:
2109 * In:
2110 * dwIoBase - I/O base address
2111 * byRevId - Revision ID
2112 * byRFType - RF type
2113 * Out:
2114 * none
2115 *
2116 * Return Value: true if succeeded; false if failed.
2117 *
2118 */
2119
2120 bool BBbVT3253Init(PSDevice pDevice)
2121 {
2122 bool bResult = true;
2123 int ii;
2124 unsigned long dwIoBase = pDevice->PortOffset;
2125 unsigned char byRFType = pDevice->byRFType;
2126 unsigned char byLocalID = pDevice->byLocalID;
2127
2128 if (byRFType == RF_RFMD2959) {
2129 if (byLocalID <= REV_ID_VT3253_A1) {
2130 for (ii = 0; ii < CB_VT3253_INIT_FOR_RFMD; ii++) {
2131 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253InitTab_RFMD[ii][0], byVT3253InitTab_RFMD[ii][1]);
2132 }
2133 } else {
2134 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_RFMD; ii++) {
2135 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_RFMD[ii][0], byVT3253B0_RFMD[ii][1]);
2136 }
2137 for (ii = 0; ii < CB_VT3253B0_AGC_FOR_RFMD2959; ii++) {
2138 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC4_RFMD2959[ii][0], byVT3253B0_AGC4_RFMD2959[ii][1]);
2139 }
2140 VNSvOutPortD(dwIoBase + MAC_REG_ITRTMSET, 0x23);
2141 MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT0);
2142 }
2143 pDevice->abyBBVGA[0] = 0x18;
2144 pDevice->abyBBVGA[1] = 0x0A;
2145 pDevice->abyBBVGA[2] = 0x0;
2146 pDevice->abyBBVGA[3] = 0x0;
2147 pDevice->ldBmThreshold[0] = -70;
2148 pDevice->ldBmThreshold[1] = -50;
2149 pDevice->ldBmThreshold[2] = 0;
2150 pDevice->ldBmThreshold[3] = 0;
2151 } else if ((byRFType == RF_AIROHA) || (byRFType == RF_AL2230S)) {
2152 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++) {
2153 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
2154 }
2155 for (ii = 0; ii < CB_VT3253B0_AGC; ii++) {
2156 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
2157 }
2158 pDevice->abyBBVGA[0] = 0x1C;
2159 pDevice->abyBBVGA[1] = 0x10;
2160 pDevice->abyBBVGA[2] = 0x0;
2161 pDevice->abyBBVGA[3] = 0x0;
2162 pDevice->ldBmThreshold[0] = -70;
2163 pDevice->ldBmThreshold[1] = -48;
2164 pDevice->ldBmThreshold[2] = 0;
2165 pDevice->ldBmThreshold[3] = 0;
2166 } else if (byRFType == RF_UW2451) {
2167 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++) {
2168 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_UW2451[ii][0], byVT3253B0_UW2451[ii][1]);
2169 }
2170 for (ii = 0; ii < CB_VT3253B0_AGC; ii++) {
2171 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
2172 }
2173 VNSvOutPortB(dwIoBase + MAC_REG_ITRTMSET, 0x23);
2174 MACvRegBitsOn(dwIoBase, MAC_REG_PAPEDELAY, BIT0);
2175
2176 pDevice->abyBBVGA[0] = 0x14;
2177 pDevice->abyBBVGA[1] = 0x0A;
2178 pDevice->abyBBVGA[2] = 0x0;
2179 pDevice->abyBBVGA[3] = 0x0;
2180 pDevice->ldBmThreshold[0] = -60;
2181 pDevice->ldBmThreshold[1] = -50;
2182 pDevice->ldBmThreshold[2] = 0;
2183 pDevice->ldBmThreshold[3] = 0;
2184 } else if (byRFType == RF_UW2452) {
2185 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_UW2451; ii++) {
2186 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_UW2451[ii][0], byVT3253B0_UW2451[ii][1]);
2187 }
2188 // Init ANT B select,TX Config CR09 = 0x61->0x45, 0x45->0x41(VC1/VC2 define, make the ANT_A, ANT_B inverted)
2189 //bResult &= BBbWriteEmbedded(dwIoBase,0x09,0x41);
2190 // Init ANT B select,RX Config CR10 = 0x28->0x2A, 0x2A->0x28(VC1/VC2 define, make the ANT_A, ANT_B inverted)
2191 //bResult &= BBbWriteEmbedded(dwIoBase,0x0a,0x28);
2192 // Select VC1/VC2, CR215 = 0x02->0x06
2193 bResult &= BBbWriteEmbedded(dwIoBase, 0xd7, 0x06);
2194
2195 //{{RobertYu:20050125, request by Jack
2196 bResult &= BBbWriteEmbedded(dwIoBase, 0x90, 0x20);
2197 bResult &= BBbWriteEmbedded(dwIoBase, 0x97, 0xeb);
2198 //}}
2199
2200 //{{RobertYu:20050221, request by Jack
2201 bResult &= BBbWriteEmbedded(dwIoBase, 0xa6, 0x00);
2202 bResult &= BBbWriteEmbedded(dwIoBase, 0xa8, 0x30);
2203 //}}
2204 bResult &= BBbWriteEmbedded(dwIoBase, 0xb0, 0x58);
2205
2206 for (ii = 0; ii < CB_VT3253B0_AGC; ii++) {
2207 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
2208 }
2209
2210 pDevice->abyBBVGA[0] = 0x14;
2211 pDevice->abyBBVGA[1] = 0x0A;
2212 pDevice->abyBBVGA[2] = 0x0;
2213 pDevice->abyBBVGA[3] = 0x0;
2214 pDevice->ldBmThreshold[0] = -60;
2215 pDevice->ldBmThreshold[1] = -50;
2216 pDevice->ldBmThreshold[2] = 0;
2217 pDevice->ldBmThreshold[3] = 0;
2218 //}} RobertYu
2219
2220 } else if (byRFType == RF_VT3226) {
2221 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++) {
2222 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
2223 }
2224 for (ii = 0; ii < CB_VT3253B0_AGC; ii++) {
2225 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
2226 }
2227 pDevice->abyBBVGA[0] = 0x1C;
2228 pDevice->abyBBVGA[1] = 0x10;
2229 pDevice->abyBBVGA[2] = 0x0;
2230 pDevice->abyBBVGA[3] = 0x0;
2231 pDevice->ldBmThreshold[0] = -70;
2232 pDevice->ldBmThreshold[1] = -48;
2233 pDevice->ldBmThreshold[2] = 0;
2234 pDevice->ldBmThreshold[3] = 0;
2235 // Fix VT3226 DFC system timing issue
2236 MACvSetRFLE_LatchBase(dwIoBase);
2237 //{{ RobertYu: 20050104
2238 } else if (byRFType == RF_AIROHA7230) {
2239 for (ii = 0; ii < CB_VT3253B0_INIT_FOR_AIROHA2230; ii++) {
2240 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AIROHA2230[ii][0], byVT3253B0_AIROHA2230[ii][1]);
2241 }
2242
2243 //{{ RobertYu:20050223, request by JerryChung
2244 // Init ANT B select,TX Config CR09 = 0x61->0x45, 0x45->0x41(VC1/VC2 define, make the ANT_A, ANT_B inverted)
2245 //bResult &= BBbWriteEmbedded(dwIoBase,0x09,0x41);
2246 // Init ANT B select,RX Config CR10 = 0x28->0x2A, 0x2A->0x28(VC1/VC2 define, make the ANT_A, ANT_B inverted)
2247 //bResult &= BBbWriteEmbedded(dwIoBase,0x0a,0x28);
2248 // Select VC1/VC2, CR215 = 0x02->0x06
2249 bResult &= BBbWriteEmbedded(dwIoBase, 0xd7, 0x06);
2250 //}}
2251
2252 for (ii = 0; ii < CB_VT3253B0_AGC; ii++) {
2253 bResult &= BBbWriteEmbedded(dwIoBase, byVT3253B0_AGC[ii][0], byVT3253B0_AGC[ii][1]);
2254 }
2255 pDevice->abyBBVGA[0] = 0x1C;
2256 pDevice->abyBBVGA[1] = 0x10;
2257 pDevice->abyBBVGA[2] = 0x0;
2258 pDevice->abyBBVGA[3] = 0x0;
2259 pDevice->ldBmThreshold[0] = -70;
2260 pDevice->ldBmThreshold[1] = -48;
2261 pDevice->ldBmThreshold[2] = 0;
2262 pDevice->ldBmThreshold[3] = 0;
2263 //}} RobertYu
2264 } else {
2265 // No VGA Table now
2266 pDevice->bUpdateBBVGA = false;
2267 pDevice->abyBBVGA[0] = 0x1C;
2268 }
2269
2270 if (byLocalID > REV_ID_VT3253_A1) {
2271 BBbWriteEmbedded(dwIoBase, 0x04, 0x7F);
2272 BBbWriteEmbedded(dwIoBase, 0x0D, 0x01);
2273 }
2274
2275 return bResult;
2276 }
2277
2278 /*
2279 * Description: Read All Baseband Registers
2280 *
2281 * Parameters:
2282 * In:
2283 * dwIoBase - I/O base address
2284 * pbyBBRegs - Point to struct that stores Baseband Registers
2285 * Out:
2286 * none
2287 *
2288 * Return Value: none
2289 *
2290 */
2291 void BBvReadAllRegs(unsigned long dwIoBase, unsigned char *pbyBBRegs)
2292 {
2293 int ii;
2294 unsigned char byBase = 1;
2295 for (ii = 0; ii < BB_MAX_CONTEXT_SIZE; ii++) {
2296 BBbReadEmbedded(dwIoBase, (unsigned char)(ii*byBase), pbyBBRegs);
2297 pbyBBRegs += byBase;
2298 }
2299 }
2300
2301 /*
2302 * Description: Turn on BaseBand Loopback mode
2303 *
2304 * Parameters:
2305 * In:
2306 * dwIoBase - I/O base address
2307 * bCCK - If CCK is set
2308 * Out:
2309 * none
2310 *
2311 * Return Value: none
2312 *
2313 */
2314
2315 void BBvLoopbackOn(PSDevice pDevice)
2316 {
2317 unsigned char byData;
2318 unsigned long dwIoBase = pDevice->PortOffset;
2319
2320 //CR C9 = 0x00
2321 BBbReadEmbedded(dwIoBase, 0xC9, &pDevice->byBBCRc9);//CR201
2322 BBbWriteEmbedded(dwIoBase, 0xC9, 0);
2323 BBbReadEmbedded(dwIoBase, 0x4D, &pDevice->byBBCR4d);//CR77
2324 BBbWriteEmbedded(dwIoBase, 0x4D, 0x90);
2325
2326 //CR 88 = 0x02(CCK), 0x03(OFDM)
2327 BBbReadEmbedded(dwIoBase, 0x88, &pDevice->byBBCR88);//CR136
2328
2329 if (pDevice->uConnectionRate <= RATE_11M) { //CCK
2330 // Enable internal digital loopback: CR33 |= 0000 0001
2331 BBbReadEmbedded(dwIoBase, 0x21, &byData);//CR33
2332 BBbWriteEmbedded(dwIoBase, 0x21, (unsigned char)(byData | 0x01));//CR33
2333 // CR154 = 0x00
2334 BBbWriteEmbedded(dwIoBase, 0x9A, 0); //CR154
2335
2336 BBbWriteEmbedded(dwIoBase, 0x88, 0x02);//CR239
2337 } else { //OFDM
2338 // Enable internal digital loopback:CR154 |= 0000 0001
2339 BBbReadEmbedded(dwIoBase, 0x9A, &byData);//CR154
2340 BBbWriteEmbedded(dwIoBase, 0x9A, (unsigned char)(byData | 0x01));//CR154
2341 // CR33 = 0x00
2342 BBbWriteEmbedded(dwIoBase, 0x21, 0); //CR33
2343
2344 BBbWriteEmbedded(dwIoBase, 0x88, 0x03);//CR239
2345 }
2346
2347 //CR14 = 0x00
2348 BBbWriteEmbedded(dwIoBase, 0x0E, 0);//CR14
2349
2350 // Disable TX_IQUN
2351 BBbReadEmbedded(pDevice->PortOffset, 0x09, &pDevice->byBBCR09);
2352 BBbWriteEmbedded(pDevice->PortOffset, 0x09, (unsigned char)(pDevice->byBBCR09 & 0xDE));
2353 }
2354
2355 /*
2356 * Description: Turn off BaseBand Loopback mode
2357 *
2358 * Parameters:
2359 * In:
2360 * pDevice - Device Structure
2361 *
2362 * Out:
2363 * none
2364 *
2365 * Return Value: none
2366 *
2367 */
2368 void BBvLoopbackOff(PSDevice pDevice)
2369 {
2370 unsigned char byData;
2371 unsigned long dwIoBase = pDevice->PortOffset;
2372
2373 BBbWriteEmbedded(dwIoBase, 0xC9, pDevice->byBBCRc9);//CR201
2374 BBbWriteEmbedded(dwIoBase, 0x88, pDevice->byBBCR88);//CR136
2375 BBbWriteEmbedded(dwIoBase, 0x09, pDevice->byBBCR09);//CR136
2376 BBbWriteEmbedded(dwIoBase, 0x4D, pDevice->byBBCR4d);//CR77
2377
2378 if (pDevice->uConnectionRate <= RATE_11M) { // CCK
2379 // Set the CR33 Bit2 to disable internal Loopback.
2380 BBbReadEmbedded(dwIoBase, 0x21, &byData);//CR33
2381 BBbWriteEmbedded(dwIoBase, 0x21, (unsigned char)(byData & 0xFE));//CR33
2382 } else { // OFDM
2383 BBbReadEmbedded(dwIoBase, 0x9A, &byData);//CR154
2384 BBbWriteEmbedded(dwIoBase, 0x9A, (unsigned char)(byData & 0xFE));//CR154
2385 }
2386 BBbReadEmbedded(dwIoBase, 0x0E, &byData);//CR14
2387 BBbWriteEmbedded(dwIoBase, 0x0E, (unsigned char)(byData | 0x80));//CR14
2388 }
2389
2390 /*
2391 * Description: Set ShortSlotTime mode
2392 *
2393 * Parameters:
2394 * In:
2395 * pDevice - Device Structure
2396 * Out:
2397 * none
2398 *
2399 * Return Value: none
2400 *
2401 */
2402 void
2403 BBvSetShortSlotTime(PSDevice pDevice)
2404 {
2405 unsigned char byBBRxConf = 0;
2406 unsigned char byBBVGA = 0;
2407
2408 BBbReadEmbedded(pDevice->PortOffset, 0x0A, &byBBRxConf);//CR10
2409
2410 if (pDevice->bShortSlotTime) {
2411 byBBRxConf &= 0xDF;//1101 1111
2412 } else {
2413 byBBRxConf |= 0x20;//0010 0000
2414 }
2415
2416 // patch for 3253B0 Baseband with Cardbus module
2417 BBbReadEmbedded(pDevice->PortOffset, 0xE7, &byBBVGA);
2418 if (byBBVGA == pDevice->abyBBVGA[0]) {
2419 byBBRxConf |= 0x20;//0010 0000
2420 }
2421
2422 BBbWriteEmbedded(pDevice->PortOffset, 0x0A, byBBRxConf);//CR10
2423 }
2424
2425 void BBvSetVGAGainOffset(PSDevice pDevice, unsigned char byData)
2426 {
2427 unsigned char byBBRxConf = 0;
2428
2429 BBbWriteEmbedded(pDevice->PortOffset, 0xE7, byData);
2430
2431 BBbReadEmbedded(pDevice->PortOffset, 0x0A, &byBBRxConf);//CR10
2432 // patch for 3253B0 Baseband with Cardbus module
2433 if (byData == pDevice->abyBBVGA[0])
2434 byBBRxConf |= 0x20;//0010 0000
2435 else if (pDevice->bShortSlotTime)
2436 byBBRxConf &= 0xDF;//1101 1111
2437 else
2438 byBBRxConf |= 0x20;//0010 0000
2439 pDevice->byBBVGACurrent = byData;
2440 BBbWriteEmbedded(pDevice->PortOffset, 0x0A, byBBRxConf);//CR10
2441 }
2442
2443 /*
2444 * Description: Baseband SoftwareReset
2445 *
2446 * Parameters:
2447 * In:
2448 * dwIoBase - I/O base address
2449 * Out:
2450 * none
2451 *
2452 * Return Value: none
2453 *
2454 */
2455 void
2456 BBvSoftwareReset(unsigned long dwIoBase)
2457 {
2458 BBbWriteEmbedded(dwIoBase, 0x50, 0x40);
2459 BBbWriteEmbedded(dwIoBase, 0x50, 0);
2460 BBbWriteEmbedded(dwIoBase, 0x9C, 0x01);
2461 BBbWriteEmbedded(dwIoBase, 0x9C, 0);
2462 }
2463
2464 /*
2465 * Description: Baseband Power Save Mode ON
2466 *
2467 * Parameters:
2468 * In:
2469 * dwIoBase - I/O base address
2470 * Out:
2471 * none
2472 *
2473 * Return Value: none
2474 *
2475 */
2476 void
2477 BBvPowerSaveModeON(unsigned long dwIoBase)
2478 {
2479 unsigned char byOrgData;
2480
2481 BBbReadEmbedded(dwIoBase, 0x0D, &byOrgData);
2482 byOrgData |= BIT0;
2483 BBbWriteEmbedded(dwIoBase, 0x0D, byOrgData);
2484 }
2485
2486 /*
2487 * Description: Baseband Power Save Mode OFF
2488 *
2489 * Parameters:
2490 * In:
2491 * dwIoBase - I/O base address
2492 * Out:
2493 * none
2494 *
2495 * Return Value: none
2496 *
2497 */
2498 void
2499 BBvPowerSaveModeOFF(unsigned long dwIoBase)
2500 {
2501 unsigned char byOrgData;
2502
2503 BBbReadEmbedded(dwIoBase, 0x0D, &byOrgData);
2504 byOrgData &= ~(BIT0);
2505 BBbWriteEmbedded(dwIoBase, 0x0D, byOrgData);
2506 }
2507
2508 /*
2509 * Description: Set Tx Antenna mode
2510 *
2511 * Parameters:
2512 * In:
2513 * pDevice - Device Structure
2514 * byAntennaMode - Antenna Mode
2515 * Out:
2516 * none
2517 *
2518 * Return Value: none
2519 *
2520 */
2521
2522 void
2523 BBvSetTxAntennaMode(unsigned long dwIoBase, unsigned char byAntennaMode)
2524 {
2525 unsigned char byBBTxConf;
2526
2527 BBbReadEmbedded(dwIoBase, 0x09, &byBBTxConf);//CR09
2528 if (byAntennaMode == ANT_DIVERSITY) {
2529 // bit 1 is diversity
2530 byBBTxConf |= 0x02;
2531 } else if (byAntennaMode == ANT_A) {
2532 // bit 2 is ANTSEL
2533 byBBTxConf &= 0xF9; // 1111 1001
2534 } else if (byAntennaMode == ANT_B) {
2535 byBBTxConf &= 0xFD; // 1111 1101
2536 byBBTxConf |= 0x04;
2537 }
2538 BBbWriteEmbedded(dwIoBase, 0x09, byBBTxConf);//CR09
2539 }
2540
2541 /*
2542 * Description: Set Rx Antenna mode
2543 *
2544 * Parameters:
2545 * In:
2546 * pDevice - Device Structure
2547 * byAntennaMode - Antenna Mode
2548 * Out:
2549 * none
2550 *
2551 * Return Value: none
2552 *
2553 */
2554
2555 void
2556 BBvSetRxAntennaMode(unsigned long dwIoBase, unsigned char byAntennaMode)
2557 {
2558 unsigned char byBBRxConf;
2559
2560 BBbReadEmbedded(dwIoBase, 0x0A, &byBBRxConf);//CR10
2561 if (byAntennaMode == ANT_DIVERSITY) {
2562 byBBRxConf |= 0x01;
2563
2564 } else if (byAntennaMode == ANT_A) {
2565 byBBRxConf &= 0xFC; // 1111 1100
2566 } else if (byAntennaMode == ANT_B) {
2567 byBBRxConf &= 0xFE; // 1111 1110
2568 byBBRxConf |= 0x02;
2569 }
2570 BBbWriteEmbedded(dwIoBase, 0x0A, byBBRxConf);//CR10
2571 }
2572
2573 /*
2574 * Description: BBvSetDeepSleep
2575 *
2576 * Parameters:
2577 * In:
2578 * pDevice - Device Structure
2579 * Out:
2580 * none
2581 *
2582 * Return Value: none
2583 *
2584 */
2585 void
2586 BBvSetDeepSleep(unsigned long dwIoBase, unsigned char byLocalID)
2587 {
2588 BBbWriteEmbedded(dwIoBase, 0x0C, 0x17);//CR12
2589 BBbWriteEmbedded(dwIoBase, 0x0D, 0xB9);//CR13
2590 }
2591
2592 void
2593 BBvExitDeepSleep(unsigned long dwIoBase, unsigned char byLocalID)
2594 {
2595 BBbWriteEmbedded(dwIoBase, 0x0C, 0x00);//CR12
2596 BBbWriteEmbedded(dwIoBase, 0x0D, 0x01);//CR13
2597 }
2598
2599 static
2600 unsigned long
2601 s_ulGetRatio(PSDevice pDevice)
2602 {
2603 unsigned long ulRatio = 0;
2604 unsigned long ulMaxPacket;
2605 unsigned long ulPacketNum;
2606
2607 //This is a thousand-ratio
2608 ulMaxPacket = pDevice->uNumSQ3[RATE_54M];
2609 if (pDevice->uNumSQ3[RATE_54M] != 0) {
2610 ulPacketNum = pDevice->uNumSQ3[RATE_54M];
2611 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2612 ulRatio += TOP_RATE_54M;
2613 }
2614 if (pDevice->uNumSQ3[RATE_48M] > ulMaxPacket) {
2615 ulPacketNum = pDevice->uNumSQ3[RATE_54M] + pDevice->uNumSQ3[RATE_48M];
2616 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2617 ulRatio += TOP_RATE_48M;
2618 ulMaxPacket = pDevice->uNumSQ3[RATE_48M];
2619 }
2620 if (pDevice->uNumSQ3[RATE_36M] > ulMaxPacket) {
2621 ulPacketNum = pDevice->uNumSQ3[RATE_54M] + pDevice->uNumSQ3[RATE_48M] +
2622 pDevice->uNumSQ3[RATE_36M];
2623 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2624 ulRatio += TOP_RATE_36M;
2625 ulMaxPacket = pDevice->uNumSQ3[RATE_36M];
2626 }
2627 if (pDevice->uNumSQ3[RATE_24M] > ulMaxPacket) {
2628 ulPacketNum = pDevice->uNumSQ3[RATE_54M] + pDevice->uNumSQ3[RATE_48M] +
2629 pDevice->uNumSQ3[RATE_36M] + pDevice->uNumSQ3[RATE_24M];
2630 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2631 ulRatio += TOP_RATE_24M;
2632 ulMaxPacket = pDevice->uNumSQ3[RATE_24M];
2633 }
2634 if (pDevice->uNumSQ3[RATE_18M] > ulMaxPacket) {
2635 ulPacketNum = pDevice->uNumSQ3[RATE_54M] + pDevice->uNumSQ3[RATE_48M] +
2636 pDevice->uNumSQ3[RATE_36M] + pDevice->uNumSQ3[RATE_24M] +
2637 pDevice->uNumSQ3[RATE_18M];
2638 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2639 ulRatio += TOP_RATE_18M;
2640 ulMaxPacket = pDevice->uNumSQ3[RATE_18M];
2641 }
2642 if (pDevice->uNumSQ3[RATE_12M] > ulMaxPacket) {
2643 ulPacketNum = pDevice->uNumSQ3[RATE_54M] + pDevice->uNumSQ3[RATE_48M] +
2644 pDevice->uNumSQ3[RATE_36M] + pDevice->uNumSQ3[RATE_24M] +
2645 pDevice->uNumSQ3[RATE_18M] + pDevice->uNumSQ3[RATE_12M];
2646 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2647 ulRatio += TOP_RATE_12M;
2648 ulMaxPacket = pDevice->uNumSQ3[RATE_12M];
2649 }
2650 if (pDevice->uNumSQ3[RATE_11M] > ulMaxPacket) {
2651 ulPacketNum = pDevice->uDiversityCnt - pDevice->uNumSQ3[RATE_1M] -
2652 pDevice->uNumSQ3[RATE_2M] - pDevice->uNumSQ3[RATE_5M] -
2653 pDevice->uNumSQ3[RATE_6M] - pDevice->uNumSQ3[RATE_9M];
2654 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2655 ulRatio += TOP_RATE_11M;
2656 ulMaxPacket = pDevice->uNumSQ3[RATE_11M];
2657 }
2658 if (pDevice->uNumSQ3[RATE_9M] > ulMaxPacket) {
2659 ulPacketNum = pDevice->uDiversityCnt - pDevice->uNumSQ3[RATE_1M] -
2660 pDevice->uNumSQ3[RATE_2M] - pDevice->uNumSQ3[RATE_5M] -
2661 pDevice->uNumSQ3[RATE_6M];
2662 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2663 ulRatio += TOP_RATE_9M;
2664 ulMaxPacket = pDevice->uNumSQ3[RATE_9M];
2665 }
2666 if (pDevice->uNumSQ3[RATE_6M] > ulMaxPacket) {
2667 ulPacketNum = pDevice->uDiversityCnt - pDevice->uNumSQ3[RATE_1M] -
2668 pDevice->uNumSQ3[RATE_2M] - pDevice->uNumSQ3[RATE_5M];
2669 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2670 ulRatio += TOP_RATE_6M;
2671 ulMaxPacket = pDevice->uNumSQ3[RATE_6M];
2672 }
2673 if (pDevice->uNumSQ3[RATE_5M] > ulMaxPacket) {
2674 ulPacketNum = pDevice->uDiversityCnt - pDevice->uNumSQ3[RATE_1M] -
2675 pDevice->uNumSQ3[RATE_2M];
2676 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2677 ulRatio += TOP_RATE_55M;
2678 ulMaxPacket = pDevice->uNumSQ3[RATE_5M];
2679 }
2680 if (pDevice->uNumSQ3[RATE_2M] > ulMaxPacket) {
2681 ulPacketNum = pDevice->uDiversityCnt - pDevice->uNumSQ3[RATE_1M];
2682 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2683 ulRatio += TOP_RATE_2M;
2684 ulMaxPacket = pDevice->uNumSQ3[RATE_2M];
2685 }
2686 if (pDevice->uNumSQ3[RATE_1M] > ulMaxPacket) {
2687 ulPacketNum = pDevice->uDiversityCnt;
2688 ulRatio = (ulPacketNum * 1000 / pDevice->uDiversityCnt);
2689 ulRatio += TOP_RATE_1M;
2690 }
2691
2692 return ulRatio;
2693 }
2694
2695 void
2696 BBvClearAntDivSQ3Value(PSDevice pDevice)
2697 {
2698 unsigned int ii;
2699
2700 pDevice->uDiversityCnt = 0;
2701 for (ii = 0; ii < MAX_RATE; ii++) {
2702 pDevice->uNumSQ3[ii] = 0;
2703 }
2704 }
2705
2706 /*
2707 * Description: Antenna Diversity
2708 *
2709 * Parameters:
2710 * In:
2711 * pDevice - Device Structure
2712 * byRSR - RSR from received packet
2713 * bySQ3 - SQ3 value from received packet
2714 * Out:
2715 * none
2716 *
2717 * Return Value: none
2718 *
2719 */
2720
2721 void
2722 BBvAntennaDiversity(PSDevice pDevice, unsigned char byRxRate, unsigned char bySQ3)
2723 {
2724 if ((byRxRate >= MAX_RATE) || (pDevice->wAntDiversityMaxRate >= MAX_RATE)) {
2725 return;
2726 }
2727 pDevice->uDiversityCnt++;
2728
2729 pDevice->uNumSQ3[byRxRate]++;
2730
2731 if (pDevice->byAntennaState == 0) {
2732 if (pDevice->uDiversityCnt > pDevice->ulDiversityNValue) {
2733 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "ulDiversityNValue=[%d],54M-[%d]\n",
2734 (int)pDevice->ulDiversityNValue, (int)pDevice->uNumSQ3[(int)pDevice->wAntDiversityMaxRate]);
2735
2736 if (pDevice->uNumSQ3[pDevice->wAntDiversityMaxRate] < pDevice->uDiversityCnt/2) {
2737 pDevice->ulRatio_State0 = s_ulGetRatio(pDevice);
2738 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "SQ3_State0, rate = [%08x]\n", (int)pDevice->ulRatio_State0);
2739
2740 if (pDevice->byTMax == 0)
2741 return;
2742 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "1.[%08x], uNumSQ3[%d]=%d, %d\n",
2743 (int)pDevice->ulRatio_State0, (int)pDevice->wAntDiversityMaxRate,
2744 (int)pDevice->uNumSQ3[(int)pDevice->wAntDiversityMaxRate], (int)pDevice->uDiversityCnt);
2745
2746 s_vChangeAntenna(pDevice);
2747 pDevice->byAntennaState = 1;
2748 del_timer(&pDevice->TimerSQ3Tmax3);
2749 del_timer(&pDevice->TimerSQ3Tmax2);
2750 pDevice->TimerSQ3Tmax1.expires = RUN_AT(pDevice->byTMax * HZ);
2751 add_timer(&pDevice->TimerSQ3Tmax1);
2752
2753 } else {
2754 pDevice->TimerSQ3Tmax3.expires = RUN_AT(pDevice->byTMax3 * HZ);
2755 add_timer(&pDevice->TimerSQ3Tmax3);
2756 }
2757 BBvClearAntDivSQ3Value(pDevice);
2758
2759 }
2760 } else { //byAntennaState == 1
2761
2762 if (pDevice->uDiversityCnt > pDevice->ulDiversityMValue) {
2763 del_timer(&pDevice->TimerSQ3Tmax1);
2764
2765 pDevice->ulRatio_State1 = s_ulGetRatio(pDevice);
2766 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "RX:SQ3_State1, rate0 = %08x,rate1 = %08x\n",
2767 (int)pDevice->ulRatio_State0, (int)pDevice->ulRatio_State1);
2768
2769 if (pDevice->ulRatio_State1 < pDevice->ulRatio_State0) {
2770 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "2.[%08x][%08x], uNumSQ3[%d]=%d, %d\n",
2771 (int)pDevice->ulRatio_State0, (int)pDevice->ulRatio_State1,
2772 (int)pDevice->wAntDiversityMaxRate,
2773 (int)pDevice->uNumSQ3[(int)pDevice->wAntDiversityMaxRate], (int)pDevice->uDiversityCnt);
2774
2775 s_vChangeAntenna(pDevice);
2776 pDevice->TimerSQ3Tmax3.expires = RUN_AT(pDevice->byTMax3 * HZ);
2777 pDevice->TimerSQ3Tmax2.expires = RUN_AT(pDevice->byTMax2 * HZ);
2778 add_timer(&pDevice->TimerSQ3Tmax3);
2779 add_timer(&pDevice->TimerSQ3Tmax2);
2780 }
2781 pDevice->byAntennaState = 0;
2782 BBvClearAntDivSQ3Value(pDevice);
2783 }
2784 } //byAntennaState
2785 }
2786
2787 /*+
2788 *
2789 * Description:
2790 * Timer for SQ3 antenna diversity
2791 *
2792 * Parameters:
2793 * In:
2794 * Out:
2795 * none
2796 *
2797 * Return Value: none
2798 *
2799 -*/
2800
2801 void
2802 TimerSQ3CallBack(
2803 void *hDeviceContext
2804 )
2805 {
2806 PSDevice pDevice = (PSDevice)hDeviceContext;
2807
2808 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "TimerSQ3CallBack...");
2809 spin_lock_irq(&pDevice->lock);
2810
2811 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "3.[%08x][%08x], %d\n", (int)pDevice->ulRatio_State0, (int)pDevice->ulRatio_State1, (int)pDevice->uDiversityCnt);
2812
2813 s_vChangeAntenna(pDevice);
2814 pDevice->byAntennaState = 0;
2815 BBvClearAntDivSQ3Value(pDevice);
2816
2817 pDevice->TimerSQ3Tmax3.expires = RUN_AT(pDevice->byTMax3 * HZ);
2818 pDevice->TimerSQ3Tmax2.expires = RUN_AT(pDevice->byTMax2 * HZ);
2819 add_timer(&pDevice->TimerSQ3Tmax3);
2820 add_timer(&pDevice->TimerSQ3Tmax2);
2821
2822 spin_unlock_irq(&pDevice->lock);
2823 return;
2824 }
2825
2826 /*+
2827 *
2828 * Description:
2829 * Timer for SQ3 antenna diversity
2830 *
2831 * Parameters:
2832 * In:
2833 * pvSysSpec1
2834 * hDeviceContext - Pointer to the adapter
2835 * pvSysSpec2
2836 * pvSysSpec3
2837 * Out:
2838 * none
2839 *
2840 * Return Value: none
2841 *
2842 -*/
2843
2844 void
2845 TimerState1CallBack(
2846 void *hDeviceContext
2847 )
2848 {
2849 PSDevice pDevice = (PSDevice)hDeviceContext;
2850
2851 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "TimerState1CallBack...");
2852
2853 spin_lock_irq(&pDevice->lock);
2854 if (pDevice->uDiversityCnt < pDevice->ulDiversityMValue/100) {
2855 s_vChangeAntenna(pDevice);
2856 pDevice->TimerSQ3Tmax3.expires = RUN_AT(pDevice->byTMax3 * HZ);
2857 pDevice->TimerSQ3Tmax2.expires = RUN_AT(pDevice->byTMax2 * HZ);
2858 add_timer(&pDevice->TimerSQ3Tmax3);
2859 add_timer(&pDevice->TimerSQ3Tmax2);
2860 } else {
2861 pDevice->ulRatio_State1 = s_ulGetRatio(pDevice);
2862 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "SQ3_State1, rate0 = %08x,rate1 = %08x\n",
2863 (int)pDevice->ulRatio_State0, (int)pDevice->ulRatio_State1);
2864
2865 if (pDevice->ulRatio_State1 < pDevice->ulRatio_State0) {
2866 DBG_PRT(MSG_LEVEL_DEBUG, KERN_INFO "2.[%08x][%08x], uNumSQ3[%d]=%d, %d\n",
2867 (int)pDevice->ulRatio_State0, (int)pDevice->ulRatio_State1,
2868 (int)pDevice->wAntDiversityMaxRate,
2869 (int)pDevice->uNumSQ3[(int)pDevice->wAntDiversityMaxRate], (int)pDevice->uDiversityCnt);
2870
2871 s_vChangeAntenna(pDevice);
2872
2873 pDevice->TimerSQ3Tmax3.expires = RUN_AT(pDevice->byTMax3 * HZ);
2874 pDevice->TimerSQ3Tmax2.expires = RUN_AT(pDevice->byTMax2 * HZ);
2875 add_timer(&pDevice->TimerSQ3Tmax3);
2876 add_timer(&pDevice->TimerSQ3Tmax2);
2877 }
2878 }
2879 pDevice->byAntennaState = 0;
2880 BBvClearAntDivSQ3Value(pDevice);
2881 spin_unlock_irq(&pDevice->lock);
2882
2883 return;
2884 }
ubuntu-bionic-kernel mirror