]> git.proxmox.com Git - mirror_qemu.git/blob - hw/arm/spitz.c
projects / mirror_qemu.git / blob
? search:


69bc2b3fa10ed62e1e2ca9d85979c7c278815890
[mirror_qemu.git] / hw / arm / spitz.c
1 /*
2 * PXA270-based Clamshell PDA platforms.
3 *
4 * Copyright (c) 2006 Openedhand Ltd.
5 * Written by Andrzej Zaborowski <balrog@zabor.org>
6 *
7 * This code is licensed under the GNU GPL v2.
8 *
9 * Contributions after 2012-01-13 are licensed under the terms of the
10 * GNU GPL, version 2 or (at your option) any later version.
11 */
12
13 #include "qemu/osdep.h"
14 #include "qapi/error.h"
15 #include "hw/arm/pxa.h"
16 #include "hw/arm/boot.h"
17 #include "sysemu/runstate.h"
18 #include "sysemu/sysemu.h"
19 #include "hw/pcmcia.h"
20 #include "hw/qdev-properties.h"
21 #include "hw/i2c/i2c.h"
22 #include "hw/irq.h"
23 #include "hw/ssi/ssi.h"
24 #include "hw/block/flash.h"
25 #include "qemu/timer.h"
26 #include "hw/arm/sharpsl.h"
27 #include "ui/console.h"
28 #include "hw/audio/wm8750.h"
29 #include "audio/audio.h"
30 #include "hw/boards.h"
31 #include "hw/sysbus.h"
32 #include "migration/vmstate.h"
33 #include "exec/address-spaces.h"
34 #include "cpu.h"
35
36 enum spitz_model_e { spitz, akita, borzoi, terrier };
37
38 typedef struct {
39 MachineClass parent;
40 enum spitz_model_e model;
41 int arm_id;
42 } SpitzMachineClass;
43
44 typedef struct {
45 MachineState parent;
46 PXA2xxState *mpu;
47 DeviceState *mux;
48 DeviceState *lcdtg;
49 DeviceState *ads7846;
50 DeviceState *max1111;
51 DeviceState *scp0;
52 DeviceState *scp1;
53 } SpitzMachineState;
54
55 #define TYPE_SPITZ_MACHINE "spitz-common"
56 #define SPITZ_MACHINE(obj) \
57 OBJECT_CHECK(SpitzMachineState, obj, TYPE_SPITZ_MACHINE)
58 #define SPITZ_MACHINE_GET_CLASS(obj) \
59 OBJECT_GET_CLASS(SpitzMachineClass, obj, TYPE_SPITZ_MACHINE)
60 #define SPITZ_MACHINE_CLASS(klass) \
61 OBJECT_CLASS_CHECK(SpitzMachineClass, klass, TYPE_SPITZ_MACHINE)
62
63 #undef REG_FMT
64 #define REG_FMT "0x%02lx"
65
66 /* Spitz Flash */
67 #define FLASH_BASE 0x0c000000
68 #define FLASH_ECCLPLB 0x00 /* Line parity 7 - 0 bit */
69 #define FLASH_ECCLPUB 0x04 /* Line parity 15 - 8 bit */
70 #define FLASH_ECCCP 0x08 /* Column parity 5 - 0 bit */
71 #define FLASH_ECCCNTR 0x0c /* ECC byte counter */
72 #define FLASH_ECCCLRR 0x10 /* Clear ECC */
73 #define FLASH_FLASHIO 0x14 /* Flash I/O */
74 #define FLASH_FLASHCTL 0x18 /* Flash Control */
75
76 #define FLASHCTL_CE0 (1 << 0)
77 #define FLASHCTL_CLE (1 << 1)
78 #define FLASHCTL_ALE (1 << 2)
79 #define FLASHCTL_WP (1 << 3)
80 #define FLASHCTL_CE1 (1 << 4)
81 #define FLASHCTL_RYBY (1 << 5)
82 #define FLASHCTL_NCE (FLASHCTL_CE0 | FLASHCTL_CE1)
83
84 #define TYPE_SL_NAND "sl-nand"
85 #define SL_NAND(obj) OBJECT_CHECK(SLNANDState, (obj), TYPE_SL_NAND)
86
87 typedef struct {
88 SysBusDevice parent_obj;
89
90 MemoryRegion iomem;
91 DeviceState *nand;
92 uint8_t ctl;
93 uint8_t manf_id;
94 uint8_t chip_id;
95 ECCState ecc;
96 } SLNANDState;
97
98 static uint64_t sl_read(void *opaque, hwaddr addr, unsigned size)
99 {
100 SLNANDState *s = (SLNANDState *) opaque;
101 int ryby;
102
103 switch (addr) {
104 #define BSHR(byte, from, to) ((s->ecc.lp[byte] >> (from - to)) & (1 << to))
105 case FLASH_ECCLPLB:
106 return BSHR(0, 4, 0) | BSHR(0, 5, 2) | BSHR(0, 6, 4) | BSHR(0, 7, 6) |
107 BSHR(1, 4, 1) | BSHR(1, 5, 3) | BSHR(1, 6, 5) | BSHR(1, 7, 7);
108
109 #define BSHL(byte, from, to) ((s->ecc.lp[byte] << (to - from)) & (1 << to))
110 case FLASH_ECCLPUB:
111 return BSHL(0, 0, 0) | BSHL(0, 1, 2) | BSHL(0, 2, 4) | BSHL(0, 3, 6) |
112 BSHL(1, 0, 1) | BSHL(1, 1, 3) | BSHL(1, 2, 5) | BSHL(1, 3, 7);
113
114 case FLASH_ECCCP:
115 return s->ecc.cp;
116
117 case FLASH_ECCCNTR:
118 return s->ecc.count & 0xff;
119
120 case FLASH_FLASHCTL:
121 nand_getpins(s->nand, &ryby);
122 if (ryby)
123 return s->ctl | FLASHCTL_RYBY;
124 else
125 return s->ctl;
126
127 case FLASH_FLASHIO:
128 if (size == 4) {
129 return ecc_digest(&s->ecc, nand_getio(s->nand)) |
130 (ecc_digest(&s->ecc, nand_getio(s->nand)) << 16);
131 }
132 return ecc_digest(&s->ecc, nand_getio(s->nand));
133
134 default:
135 zaurus_printf("Bad register offset " REG_FMT "\n", (unsigned long)addr);
136 }
137 return 0;
138 }
139
140 static void sl_write(void *opaque, hwaddr addr,
141 uint64_t value, unsigned size)
142 {
143 SLNANDState *s = (SLNANDState *) opaque;
144
145 switch (addr) {
146 case FLASH_ECCCLRR:
147 /* Value is ignored. */
148 ecc_reset(&s->ecc);
149 break;
150
151 case FLASH_FLASHCTL:
152 s->ctl = value & 0xff & ~FLASHCTL_RYBY;
153 nand_setpins(s->nand,
154 s->ctl & FLASHCTL_CLE,
155 s->ctl & FLASHCTL_ALE,
156 s->ctl & FLASHCTL_NCE,
157 s->ctl & FLASHCTL_WP,
158 0);
159 break;
160
161 case FLASH_FLASHIO:
162 nand_setio(s->nand, ecc_digest(&s->ecc, value & 0xff));
163 break;
164
165 default:
166 zaurus_printf("Bad register offset " REG_FMT "\n", (unsigned long)addr);
167 }
168 }
169
170 enum {
171 FLASH_128M,
172 FLASH_1024M,
173 };
174
175 static const MemoryRegionOps sl_ops = {
176 .read = sl_read,
177 .write = sl_write,
178 .endianness = DEVICE_NATIVE_ENDIAN,
179 };
180
181 static void sl_flash_register(PXA2xxState *cpu, int size)
182 {
183 DeviceState *dev;
184
185 dev = qdev_new(TYPE_SL_NAND);
186
187 qdev_prop_set_uint8(dev, "manf_id", NAND_MFR_SAMSUNG);
188 if (size == FLASH_128M)
189 qdev_prop_set_uint8(dev, "chip_id", 0x73);
190 else if (size == FLASH_1024M)
191 qdev_prop_set_uint8(dev, "chip_id", 0xf1);
192
193 sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
194 sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, FLASH_BASE);
195 }
196
197 static void sl_nand_init(Object *obj)
198 {
199 SLNANDState *s = SL_NAND(obj);
200 SysBusDevice *dev = SYS_BUS_DEVICE(obj);
201
202 s->ctl = 0;
203
204 memory_region_init_io(&s->iomem, obj, &sl_ops, s, "sl", 0x40);
205 sysbus_init_mmio(dev, &s->iomem);
206 }
207
208 static void sl_nand_realize(DeviceState *dev, Error **errp)
209 {
210 SLNANDState *s = SL_NAND(dev);
211 DriveInfo *nand;
212
213 /* FIXME use a qdev drive property instead of drive_get() */
214 nand = drive_get(IF_MTD, 0, 0);
215 s->nand = nand_init(nand ? blk_by_legacy_dinfo(nand) : NULL,
216 s->manf_id, s->chip_id);
217 }
218
219 /* Spitz Keyboard */
220
221 #define SPITZ_KEY_STROBE_NUM 11
222 #define SPITZ_KEY_SENSE_NUM 7
223
224 static const int spitz_gpio_key_sense[SPITZ_KEY_SENSE_NUM] = {
225 12, 17, 91, 34, 36, 38, 39
226 };
227
228 static const int spitz_gpio_key_strobe[SPITZ_KEY_STROBE_NUM] = {
229 88, 23, 24, 25, 26, 27, 52, 103, 107, 108, 114
230 };
231
232 /* Eighth additional row maps the special keys */
233 static int spitz_keymap[SPITZ_KEY_SENSE_NUM + 1][SPITZ_KEY_STROBE_NUM] = {
234 { 0x1d, 0x02, 0x04, 0x06, 0x07, 0x08, 0x0a, 0x0b, 0x0e, 0x3f, 0x40 },
235 { -1 , 0x03, 0x05, 0x13, 0x15, 0x09, 0x17, 0x18, 0x19, 0x41, 0x42 },
236 { 0x0f, 0x10, 0x12, 0x14, 0x22, 0x16, 0x24, 0x25, -1 , -1 , -1 },
237 { 0x3c, 0x11, 0x1f, 0x21, 0x2f, 0x23, 0x32, 0x26, -1 , 0x36, -1 },
238 { 0x3b, 0x1e, 0x20, 0x2e, 0x30, 0x31, 0x34, -1 , 0x1c, 0x2a, -1 },
239 { 0x44, 0x2c, 0x2d, 0x0c, 0x39, 0x33, -1 , 0x48, -1 , -1 , 0x38 },
240 { 0x37, 0x3d, -1 , 0x45, 0x57, 0x58, 0x4b, 0x50, 0x4d, -1 , -1 },
241 { 0x52, 0x43, 0x01, 0x47, 0x49, -1 , -1 , -1 , -1 , -1 , -1 },
242 };
243
244 #define SPITZ_GPIO_AK_INT 13 /* Remote control */
245 #define SPITZ_GPIO_SYNC 16 /* Sync button */
246 #define SPITZ_GPIO_ON_KEY 95 /* Power button */
247 #define SPITZ_GPIO_SWA 97 /* Lid */
248 #define SPITZ_GPIO_SWB 96 /* Tablet mode */
249
250 /* The special buttons are mapped to unused keys */
251 static const int spitz_gpiomap[5] = {
252 SPITZ_GPIO_AK_INT, SPITZ_GPIO_SYNC, SPITZ_GPIO_ON_KEY,
253 SPITZ_GPIO_SWA, SPITZ_GPIO_SWB,
254 };
255
256 #define TYPE_SPITZ_KEYBOARD "spitz-keyboard"
257 #define SPITZ_KEYBOARD(obj) \
258 OBJECT_CHECK(SpitzKeyboardState, (obj), TYPE_SPITZ_KEYBOARD)
259
260 typedef struct {
261 SysBusDevice parent_obj;
262
263 qemu_irq sense[SPITZ_KEY_SENSE_NUM];
264 qemu_irq gpiomap[5];
265 int keymap[0x80];
266 uint16_t keyrow[SPITZ_KEY_SENSE_NUM];
267 uint16_t strobe_state;
268 uint16_t sense_state;
269
270 uint16_t pre_map[0x100];
271 uint16_t modifiers;
272 uint16_t imodifiers;
273 uint8_t fifo[16];
274 int fifopos, fifolen;
275 QEMUTimer *kbdtimer;
276 } SpitzKeyboardState;
277
278 static void spitz_keyboard_sense_update(SpitzKeyboardState *s)
279 {
280 int i;
281 uint16_t strobe, sense = 0;
282 for (i = 0; i < SPITZ_KEY_SENSE_NUM; i ++) {
283 strobe = s->keyrow[i] & s->strobe_state;
284 if (strobe) {
285 sense |= 1 << i;
286 if (!(s->sense_state & (1 << i)))
287 qemu_irq_raise(s->sense[i]);
288 } else if (s->sense_state & (1 << i))
289 qemu_irq_lower(s->sense[i]);
290 }
291
292 s->sense_state = sense;
293 }
294
295 static void spitz_keyboard_strobe(void *opaque, int line, int level)
296 {
297 SpitzKeyboardState *s = (SpitzKeyboardState *) opaque;
298
299 if (level)
300 s->strobe_state |= 1 << line;
301 else
302 s->strobe_state &= ~(1 << line);
303 spitz_keyboard_sense_update(s);
304 }
305
306 static void spitz_keyboard_keydown(SpitzKeyboardState *s, int keycode)
307 {
308 int spitz_keycode = s->keymap[keycode & 0x7f];
309 if (spitz_keycode == -1)
310 return;
311
312 /* Handle the additional keys */
313 if ((spitz_keycode >> 4) == SPITZ_KEY_SENSE_NUM) {
314 qemu_set_irq(s->gpiomap[spitz_keycode & 0xf], (keycode < 0x80));
315 return;
316 }
317
318 if (keycode & 0x80)
319 s->keyrow[spitz_keycode >> 4] &= ~(1 << (spitz_keycode & 0xf));
320 else
321 s->keyrow[spitz_keycode >> 4] |= 1 << (spitz_keycode & 0xf);
322
323 spitz_keyboard_sense_update(s);
324 }
325
326 #define SPITZ_MOD_SHIFT (1 << 7)
327 #define SPITZ_MOD_CTRL (1 << 8)
328 #define SPITZ_MOD_FN (1 << 9)
329
330 #define QUEUE_KEY(c) s->fifo[(s->fifopos + s->fifolen ++) & 0xf] = c
331
332 static void spitz_keyboard_handler(void *opaque, int keycode)
333 {
334 SpitzKeyboardState *s = opaque;
335 uint16_t code;
336 int mapcode;
337 switch (keycode) {
338 case 0x2a: /* Left Shift */
339 s->modifiers |= 1;
340 break;
341 case 0xaa:
342 s->modifiers &= ~1;
343 break;
344 case 0x36: /* Right Shift */
345 s->modifiers |= 2;
346 break;
347 case 0xb6:
348 s->modifiers &= ~2;
349 break;
350 case 0x1d: /* Control */
351 s->modifiers |= 4;
352 break;
353 case 0x9d:
354 s->modifiers &= ~4;
355 break;
356 case 0x38: /* Alt */
357 s->modifiers |= 8;
358 break;
359 case 0xb8:
360 s->modifiers &= ~8;
361 break;
362 }
363
364 code = s->pre_map[mapcode = ((s->modifiers & 3) ?
365 (keycode | SPITZ_MOD_SHIFT) :
366 (keycode & ~SPITZ_MOD_SHIFT))];
367
368 if (code != mapcode) {
369 #if 0
370 if ((code & SPITZ_MOD_SHIFT) && !(s->modifiers & 1)) {
371 QUEUE_KEY(0x2a | (keycode & 0x80));
372 }
373 if ((code & SPITZ_MOD_CTRL) && !(s->modifiers & 4)) {
374 QUEUE_KEY(0x1d | (keycode & 0x80));
375 }
376 if ((code & SPITZ_MOD_FN) && !(s->modifiers & 8)) {
377 QUEUE_KEY(0x38 | (keycode & 0x80));
378 }
379 if ((code & SPITZ_MOD_FN) && (s->modifiers & 1)) {
380 QUEUE_KEY(0x2a | (~keycode & 0x80));
381 }
382 if ((code & SPITZ_MOD_FN) && (s->modifiers & 2)) {
383 QUEUE_KEY(0x36 | (~keycode & 0x80));
384 }
385 #else
386 if (keycode & 0x80) {
387 if ((s->imodifiers & 1 ) && !(s->modifiers & 1))
388 QUEUE_KEY(0x2a | 0x80);
389 if ((s->imodifiers & 4 ) && !(s->modifiers & 4))
390 QUEUE_KEY(0x1d | 0x80);
391 if ((s->imodifiers & 8 ) && !(s->modifiers & 8))
392 QUEUE_KEY(0x38 | 0x80);
393 if ((s->imodifiers & 0x10) && (s->modifiers & 1))
394 QUEUE_KEY(0x2a);
395 if ((s->imodifiers & 0x20) && (s->modifiers & 2))
396 QUEUE_KEY(0x36);
397 s->imodifiers = 0;
398 } else {
399 if ((code & SPITZ_MOD_SHIFT) &&
400 !((s->modifiers | s->imodifiers) & 1)) {
401 QUEUE_KEY(0x2a);
402 s->imodifiers |= 1;
403 }
404 if ((code & SPITZ_MOD_CTRL) &&
405 !((s->modifiers | s->imodifiers) & 4)) {
406 QUEUE_KEY(0x1d);
407 s->imodifiers |= 4;
408 }
409 if ((code & SPITZ_MOD_FN) &&
410 !((s->modifiers | s->imodifiers) & 8)) {
411 QUEUE_KEY(0x38);
412 s->imodifiers |= 8;
413 }
414 if ((code & SPITZ_MOD_FN) && (s->modifiers & 1) &&
415 !(s->imodifiers & 0x10)) {
416 QUEUE_KEY(0x2a | 0x80);
417 s->imodifiers |= 0x10;
418 }
419 if ((code & SPITZ_MOD_FN) && (s->modifiers & 2) &&
420 !(s->imodifiers & 0x20)) {
421 QUEUE_KEY(0x36 | 0x80);
422 s->imodifiers |= 0x20;
423 }
424 }
425 #endif
426 }
427
428 QUEUE_KEY((code & 0x7f) | (keycode & 0x80));
429 }
430
431 static void spitz_keyboard_tick(void *opaque)
432 {
433 SpitzKeyboardState *s = (SpitzKeyboardState *) opaque;
434
435 if (s->fifolen) {
436 spitz_keyboard_keydown(s, s->fifo[s->fifopos ++]);
437 s->fifolen --;
438 if (s->fifopos >= 16)
439 s->fifopos = 0;
440 }
441
442 timer_mod(s->kbdtimer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
443 NANOSECONDS_PER_SECOND / 32);
444 }
445
446 static void spitz_keyboard_pre_map(SpitzKeyboardState *s)
447 {
448 int i;
449 for (i = 0; i < 0x100; i ++)
450 s->pre_map[i] = i;
451 s->pre_map[0x02 | SPITZ_MOD_SHIFT] = 0x02 | SPITZ_MOD_SHIFT; /* exclam */
452 s->pre_map[0x28 | SPITZ_MOD_SHIFT] = 0x03 | SPITZ_MOD_SHIFT; /* quotedbl */
453 s->pre_map[0x04 | SPITZ_MOD_SHIFT] = 0x04 | SPITZ_MOD_SHIFT; /* # */
454 s->pre_map[0x05 | SPITZ_MOD_SHIFT] = 0x05 | SPITZ_MOD_SHIFT; /* dollar */
455 s->pre_map[0x06 | SPITZ_MOD_SHIFT] = 0x06 | SPITZ_MOD_SHIFT; /* percent */
456 s->pre_map[0x08 | SPITZ_MOD_SHIFT] = 0x07 | SPITZ_MOD_SHIFT; /* ampersand */
457 s->pre_map[0x28] = 0x08 | SPITZ_MOD_SHIFT; /* ' */
458 s->pre_map[0x0a | SPITZ_MOD_SHIFT] = 0x09 | SPITZ_MOD_SHIFT; /* ( */
459 s->pre_map[0x0b | SPITZ_MOD_SHIFT] = 0x0a | SPITZ_MOD_SHIFT; /* ) */
460 s->pre_map[0x29 | SPITZ_MOD_SHIFT] = 0x0b | SPITZ_MOD_SHIFT; /* tilde */
461 s->pre_map[0x03 | SPITZ_MOD_SHIFT] = 0x0c | SPITZ_MOD_SHIFT; /* at */
462 s->pre_map[0xd3] = 0x0e | SPITZ_MOD_FN; /* Delete */
463 s->pre_map[0x3a] = 0x0f | SPITZ_MOD_FN; /* Caps_Lock */
464 s->pre_map[0x07 | SPITZ_MOD_SHIFT] = 0x11 | SPITZ_MOD_FN; /* ^ */
465 s->pre_map[0x0d] = 0x12 | SPITZ_MOD_FN; /* equal */
466 s->pre_map[0x0d | SPITZ_MOD_SHIFT] = 0x13 | SPITZ_MOD_FN; /* plus */
467 s->pre_map[0x1a] = 0x14 | SPITZ_MOD_FN; /* [ */
468 s->pre_map[0x1b] = 0x15 | SPITZ_MOD_FN; /* ] */
469 s->pre_map[0x1a | SPITZ_MOD_SHIFT] = 0x16 | SPITZ_MOD_FN; /* { */
470 s->pre_map[0x1b | SPITZ_MOD_SHIFT] = 0x17 | SPITZ_MOD_FN; /* } */
471 s->pre_map[0x27] = 0x22 | SPITZ_MOD_FN; /* semicolon */
472 s->pre_map[0x27 | SPITZ_MOD_SHIFT] = 0x23 | SPITZ_MOD_FN; /* colon */
473 s->pre_map[0x09 | SPITZ_MOD_SHIFT] = 0x24 | SPITZ_MOD_FN; /* asterisk */
474 s->pre_map[0x2b] = 0x25 | SPITZ_MOD_FN; /* backslash */
475 s->pre_map[0x2b | SPITZ_MOD_SHIFT] = 0x26 | SPITZ_MOD_FN; /* bar */
476 s->pre_map[0x0c | SPITZ_MOD_SHIFT] = 0x30 | SPITZ_MOD_FN; /* _ */
477 s->pre_map[0x33 | SPITZ_MOD_SHIFT] = 0x33 | SPITZ_MOD_FN; /* less */
478 s->pre_map[0x35] = 0x33 | SPITZ_MOD_SHIFT; /* slash */
479 s->pre_map[0x34 | SPITZ_MOD_SHIFT] = 0x34 | SPITZ_MOD_FN; /* greater */
480 s->pre_map[0x35 | SPITZ_MOD_SHIFT] = 0x34 | SPITZ_MOD_SHIFT; /* question */
481 s->pre_map[0x49] = 0x48 | SPITZ_MOD_FN; /* Page_Up */
482 s->pre_map[0x51] = 0x50 | SPITZ_MOD_FN; /* Page_Down */
483
484 s->modifiers = 0;
485 s->imodifiers = 0;
486 s->fifopos = 0;
487 s->fifolen = 0;
488 }
489
490 #undef SPITZ_MOD_SHIFT
491 #undef SPITZ_MOD_CTRL
492 #undef SPITZ_MOD_FN
493
494 static int spitz_keyboard_post_load(void *opaque, int version_id)
495 {
496 SpitzKeyboardState *s = (SpitzKeyboardState *) opaque;
497
498 /* Release all pressed keys */
499 memset(s->keyrow, 0, sizeof(s->keyrow));
500 spitz_keyboard_sense_update(s);
501 s->modifiers = 0;
502 s->imodifiers = 0;
503 s->fifopos = 0;
504 s->fifolen = 0;
505
506 return 0;
507 }
508
509 static void spitz_keyboard_register(PXA2xxState *cpu)
510 {
511 int i;
512 DeviceState *dev;
513 SpitzKeyboardState *s;
514
515 dev = sysbus_create_simple(TYPE_SPITZ_KEYBOARD, -1, NULL);
516 s = SPITZ_KEYBOARD(dev);
517
518 for (i = 0; i < SPITZ_KEY_SENSE_NUM; i ++)
519 qdev_connect_gpio_out(dev, i, qdev_get_gpio_in(cpu->gpio, spitz_gpio_key_sense[i]));
520
521 for (i = 0; i < 5; i ++)
522 s->gpiomap[i] = qdev_get_gpio_in(cpu->gpio, spitz_gpiomap[i]);
523
524 if (!graphic_rotate)
525 s->gpiomap[4] = qemu_irq_invert(s->gpiomap[4]);
526
527 for (i = 0; i < 5; i++)
528 qemu_set_irq(s->gpiomap[i], 0);
529
530 for (i = 0; i < SPITZ_KEY_STROBE_NUM; i ++)
531 qdev_connect_gpio_out(cpu->gpio, spitz_gpio_key_strobe[i],
532 qdev_get_gpio_in(dev, i));
533
534 timer_mod(s->kbdtimer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL));
535
536 qemu_add_kbd_event_handler(spitz_keyboard_handler, s);
537 }
538
539 static void spitz_keyboard_init(Object *obj)
540 {
541 DeviceState *dev = DEVICE(obj);
542 SpitzKeyboardState *s = SPITZ_KEYBOARD(obj);
543 int i, j;
544
545 for (i = 0; i < 0x80; i ++)
546 s->keymap[i] = -1;
547 for (i = 0; i < SPITZ_KEY_SENSE_NUM + 1; i ++)
548 for (j = 0; j < SPITZ_KEY_STROBE_NUM; j ++)
549 if (spitz_keymap[i][j] != -1)
550 s->keymap[spitz_keymap[i][j]] = (i << 4) | j;
551
552 spitz_keyboard_pre_map(s);
553
554 qdev_init_gpio_in(dev, spitz_keyboard_strobe, SPITZ_KEY_STROBE_NUM);
555 qdev_init_gpio_out(dev, s->sense, SPITZ_KEY_SENSE_NUM);
556 }
557
558 static void spitz_keyboard_realize(DeviceState *dev, Error **errp)
559 {
560 SpitzKeyboardState *s = SPITZ_KEYBOARD(dev);
561 s->kbdtimer = timer_new_ns(QEMU_CLOCK_VIRTUAL, spitz_keyboard_tick, s);
562 }
563
564 /* LCD backlight controller */
565
566 #define LCDTG_RESCTL 0x00
567 #define LCDTG_PHACTRL 0x01
568 #define LCDTG_DUTYCTRL 0x02
569 #define LCDTG_POWERREG0 0x03
570 #define LCDTG_POWERREG1 0x04
571 #define LCDTG_GPOR3 0x05
572 #define LCDTG_PICTRL 0x06
573 #define LCDTG_POLCTRL 0x07
574
575 typedef struct {
576 SSISlave ssidev;
577 uint32_t bl_intensity;
578 uint32_t bl_power;
579 } SpitzLCDTG;
580
581 static void spitz_bl_update(SpitzLCDTG *s)
582 {
583 if (s->bl_power && s->bl_intensity)
584 zaurus_printf("LCD Backlight now at %i/63\n", s->bl_intensity);
585 else
586 zaurus_printf("LCD Backlight now off\n");
587 }
588
589 /* FIXME: Implement GPIO properly and remove this hack. */
590 static SpitzLCDTG *spitz_lcdtg;
591
592 static inline void spitz_bl_bit5(void *opaque, int line, int level)
593 {
594 SpitzLCDTG *s = spitz_lcdtg;
595 int prev = s->bl_intensity;
596
597 if (level)
598 s->bl_intensity &= ~0x20;
599 else
600 s->bl_intensity |= 0x20;
601
602 if (s->bl_power && prev != s->bl_intensity)
603 spitz_bl_update(s);
604 }
605
606 static inline void spitz_bl_power(void *opaque, int line, int level)
607 {
608 SpitzLCDTG *s = spitz_lcdtg;
609 s->bl_power = !!level;
610 spitz_bl_update(s);
611 }
612
613 static uint32_t spitz_lcdtg_transfer(SSISlave *dev, uint32_t value)
614 {
615 SpitzLCDTG *s = FROM_SSI_SLAVE(SpitzLCDTG, dev);
616 int addr;
617 addr = value >> 5;
618 value &= 0x1f;
619
620 switch (addr) {
621 case LCDTG_RESCTL:
622 if (value)
623 zaurus_printf("LCD in QVGA mode\n");
624 else
625 zaurus_printf("LCD in VGA mode\n");
626 break;
627
628 case LCDTG_DUTYCTRL:
629 s->bl_intensity &= ~0x1f;
630 s->bl_intensity |= value;
631 if (s->bl_power)
632 spitz_bl_update(s);
633 break;
634
635 case LCDTG_POWERREG0:
636 /* Set common voltage to M62332FP */
637 break;
638 }
639 return 0;
640 }
641
642 static void spitz_lcdtg_realize(SSISlave *dev, Error **errp)
643 {
644 SpitzLCDTG *s = FROM_SSI_SLAVE(SpitzLCDTG, dev);
645
646 spitz_lcdtg = s;
647 s->bl_power = 0;
648 s->bl_intensity = 0x20;
649 }
650
651 /* SSP devices */
652
653 #define CORGI_SSP_PORT 2
654
655 #define SPITZ_GPIO_LCDCON_CS 53
656 #define SPITZ_GPIO_ADS7846_CS 14
657 #define SPITZ_GPIO_MAX1111_CS 20
658 #define SPITZ_GPIO_TP_INT 11
659
660 static DeviceState *max1111;
661
662 /* "Demux" the signal based on current chipselect */
663 typedef struct {
664 SSISlave ssidev;
665 SSIBus *bus[3];
666 uint32_t enable[3];
667 } CorgiSSPState;
668
669 static uint32_t corgi_ssp_transfer(SSISlave *dev, uint32_t value)
670 {
671 CorgiSSPState *s = FROM_SSI_SLAVE(CorgiSSPState, dev);
672 int i;
673
674 for (i = 0; i < 3; i++) {
675 if (s->enable[i]) {
676 return ssi_transfer(s->bus[i], value);
677 }
678 }
679 return 0;
680 }
681
682 static void corgi_ssp_gpio_cs(void *opaque, int line, int level)
683 {
684 CorgiSSPState *s = (CorgiSSPState *)opaque;
685 assert(line >= 0 && line < 3);
686 s->enable[line] = !level;
687 }
688
689 #define MAX1111_BATT_VOLT 1
690 #define MAX1111_BATT_TEMP 2
691 #define MAX1111_ACIN_VOLT 3
692
693 #define SPITZ_BATTERY_TEMP 0xe0 /* About 2.9V */
694 #define SPITZ_BATTERY_VOLT 0xd0 /* About 4.0V */
695 #define SPITZ_CHARGEON_ACIN 0x80 /* About 5.0V */
696
697 static void spitz_adc_temp_on(void *opaque, int line, int level)
698 {
699 if (!max1111)
700 return;
701
702 if (level)
703 max111x_set_input(max1111, MAX1111_BATT_TEMP, SPITZ_BATTERY_TEMP);
704 else
705 max111x_set_input(max1111, MAX1111_BATT_TEMP, 0);
706 }
707
708 static void corgi_ssp_realize(SSISlave *d, Error **errp)
709 {
710 DeviceState *dev = DEVICE(d);
711 CorgiSSPState *s = FROM_SSI_SLAVE(CorgiSSPState, d);
712
713 qdev_init_gpio_in(dev, corgi_ssp_gpio_cs, 3);
714 s->bus[0] = ssi_create_bus(dev, "ssi0");
715 s->bus[1] = ssi_create_bus(dev, "ssi1");
716 s->bus[2] = ssi_create_bus(dev, "ssi2");
717 }
718
719 static void spitz_ssp_attach(SpitzMachineState *sms)
720 {
721 void *bus;
722
723 sms->mux = ssi_create_slave(sms->mpu->ssp[CORGI_SSP_PORT - 1], "corgi-ssp");
724
725 bus = qdev_get_child_bus(sms->mux, "ssi0");
726 sms->lcdtg = ssi_create_slave(bus, "spitz-lcdtg");
727
728 bus = qdev_get_child_bus(sms->mux, "ssi1");
729 sms->ads7846 = ssi_create_slave(bus, "ads7846");
730 qdev_connect_gpio_out(sms->ads7846, 0,
731 qdev_get_gpio_in(sms->mpu->gpio, SPITZ_GPIO_TP_INT));
732
733 bus = qdev_get_child_bus(sms->mux, "ssi2");
734 sms->max1111 = ssi_create_slave(bus, "max1111");
735 max1111 = sms->max1111;
736 max111x_set_input(sms->max1111, MAX1111_BATT_VOLT, SPITZ_BATTERY_VOLT);
737 max111x_set_input(sms->max1111, MAX1111_BATT_TEMP, 0);
738 max111x_set_input(sms->max1111, MAX1111_ACIN_VOLT, SPITZ_CHARGEON_ACIN);
739
740 qdev_connect_gpio_out(sms->mpu->gpio, SPITZ_GPIO_LCDCON_CS,
741 qdev_get_gpio_in(sms->mux, 0));
742 qdev_connect_gpio_out(sms->mpu->gpio, SPITZ_GPIO_ADS7846_CS,
743 qdev_get_gpio_in(sms->mux, 1));
744 qdev_connect_gpio_out(sms->mpu->gpio, SPITZ_GPIO_MAX1111_CS,
745 qdev_get_gpio_in(sms->mux, 2));
746 }
747
748 /* CF Microdrive */
749
750 static void spitz_microdrive_attach(PXA2xxState *cpu, int slot)
751 {
752 PCMCIACardState *md;
753 DriveInfo *dinfo;
754
755 dinfo = drive_get(IF_IDE, 0, 0);
756 if (!dinfo || dinfo->media_cd)
757 return;
758 md = dscm1xxxx_init(dinfo);
759 pxa2xx_pcmcia_attach(cpu->pcmcia[slot], md);
760 }
761
762 /* Wm8750 and Max7310 on I2C */
763
764 #define AKITA_MAX_ADDR 0x18
765 #define SPITZ_WM_ADDRL 0x1b
766 #define SPITZ_WM_ADDRH 0x1a
767
768 #define SPITZ_GPIO_WM 5
769
770 static void spitz_wm8750_addr(void *opaque, int line, int level)
771 {
772 I2CSlave *wm = (I2CSlave *) opaque;
773 if (level)
774 i2c_set_slave_address(wm, SPITZ_WM_ADDRH);
775 else
776 i2c_set_slave_address(wm, SPITZ_WM_ADDRL);
777 }
778
779 static void spitz_i2c_setup(PXA2xxState *cpu)
780 {
781 /* Attach the CPU on one end of our I2C bus. */
782 I2CBus *bus = pxa2xx_i2c_bus(cpu->i2c[0]);
783
784 DeviceState *wm;
785
786 /* Attach a WM8750 to the bus */
787 wm = i2c_create_slave(bus, TYPE_WM8750, 0);
788
789 spitz_wm8750_addr(wm, 0, 0);
790 qdev_connect_gpio_out(cpu->gpio, SPITZ_GPIO_WM,
791 qemu_allocate_irq(spitz_wm8750_addr, wm, 0));
792 /* .. and to the sound interface. */
793 cpu->i2s->opaque = wm;
794 cpu->i2s->codec_out = wm8750_dac_dat;
795 cpu->i2s->codec_in = wm8750_adc_dat;
796 wm8750_data_req_set(wm, cpu->i2s->data_req, cpu->i2s);
797 }
798
799 static void spitz_akita_i2c_setup(PXA2xxState *cpu)
800 {
801 /* Attach a Max7310 to Akita I2C bus. */
802 i2c_create_slave(pxa2xx_i2c_bus(cpu->i2c[0]), "max7310",
803 AKITA_MAX_ADDR);
804 }
805
806 /* Other peripherals */
807
808 static void spitz_out_switch(void *opaque, int line, int level)
809 {
810 switch (line) {
811 case 0:
812 zaurus_printf("Charging %s.\n", level ? "off" : "on");
813 break;
814 case 1:
815 zaurus_printf("Discharging %s.\n", level ? "on" : "off");
816 break;
817 case 2:
818 zaurus_printf("Green LED %s.\n", level ? "on" : "off");
819 break;
820 case 3:
821 zaurus_printf("Orange LED %s.\n", level ? "on" : "off");
822 break;
823 case 4:
824 spitz_bl_bit5(opaque, line, level);
825 break;
826 case 5:
827 spitz_bl_power(opaque, line, level);
828 break;
829 case 6:
830 spitz_adc_temp_on(opaque, line, level);
831 break;
832 }
833 }
834
835 #define SPITZ_SCP_LED_GREEN 1
836 #define SPITZ_SCP_JK_B 2
837 #define SPITZ_SCP_CHRG_ON 3
838 #define SPITZ_SCP_MUTE_L 4
839 #define SPITZ_SCP_MUTE_R 5
840 #define SPITZ_SCP_CF_POWER 6
841 #define SPITZ_SCP_LED_ORANGE 7
842 #define SPITZ_SCP_JK_A 8
843 #define SPITZ_SCP_ADC_TEMP_ON 9
844 #define SPITZ_SCP2_IR_ON 1
845 #define SPITZ_SCP2_AKIN_PULLUP 2
846 #define SPITZ_SCP2_BACKLIGHT_CONT 7
847 #define SPITZ_SCP2_BACKLIGHT_ON 8
848 #define SPITZ_SCP2_MIC_BIAS 9
849
850 static void spitz_scoop_gpio_setup(SpitzMachineState *sms)
851 {
852 qemu_irq *outsignals = qemu_allocate_irqs(spitz_out_switch, sms->mpu, 8);
853
854 qdev_connect_gpio_out(sms->scp0, SPITZ_SCP_CHRG_ON, outsignals[0]);
855 qdev_connect_gpio_out(sms->scp0, SPITZ_SCP_JK_B, outsignals[1]);
856 qdev_connect_gpio_out(sms->scp0, SPITZ_SCP_LED_GREEN, outsignals[2]);
857 qdev_connect_gpio_out(sms->scp0, SPITZ_SCP_LED_ORANGE, outsignals[3]);
858
859 if (sms->scp1) {
860 qdev_connect_gpio_out(sms->scp1, SPITZ_SCP2_BACKLIGHT_CONT,
861 outsignals[4]);
862 qdev_connect_gpio_out(sms->scp1, SPITZ_SCP2_BACKLIGHT_ON,
863 outsignals[5]);
864 }
865
866 qdev_connect_gpio_out(sms->scp0, SPITZ_SCP_ADC_TEMP_ON, outsignals[6]);
867 }
868
869 #define SPITZ_GPIO_HSYNC 22
870 #define SPITZ_GPIO_SD_DETECT 9
871 #define SPITZ_GPIO_SD_WP 81
872 #define SPITZ_GPIO_ON_RESET 89
873 #define SPITZ_GPIO_BAT_COVER 90
874 #define SPITZ_GPIO_CF1_IRQ 105
875 #define SPITZ_GPIO_CF1_CD 94
876 #define SPITZ_GPIO_CF2_IRQ 106
877 #define SPITZ_GPIO_CF2_CD 93
878
879 static int spitz_hsync;
880
881 static void spitz_lcd_hsync_handler(void *opaque, int line, int level)
882 {
883 PXA2xxState *cpu = (PXA2xxState *) opaque;
884 qemu_set_irq(qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_HSYNC), spitz_hsync);
885 spitz_hsync ^= 1;
886 }
887
888 static void spitz_reset(void *opaque, int line, int level)
889 {
890 if (level) {
891 qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
892 }
893 }
894
895 static void spitz_gpio_setup(PXA2xxState *cpu, int slots)
896 {
897 qemu_irq lcd_hsync;
898 qemu_irq reset;
899
900 /*
901 * Bad hack: We toggle the LCD hsync GPIO on every GPIO status
902 * read to satisfy broken guests that poll-wait for hsync.
903 * Simulating a real hsync event would be less practical and
904 * wouldn't guarantee that a guest ever exits the loop.
905 */
906 spitz_hsync = 0;
907 lcd_hsync = qemu_allocate_irq(spitz_lcd_hsync_handler, cpu, 0);
908 pxa2xx_gpio_read_notifier(cpu->gpio, lcd_hsync);
909 pxa2xx_lcd_vsync_notifier(cpu->lcd, lcd_hsync);
910
911 /* MMC/SD host */
912 pxa2xx_mmci_handlers(cpu->mmc,
913 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_SD_WP),
914 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_SD_DETECT));
915
916 /* Battery lock always closed */
917 qemu_irq_raise(qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_BAT_COVER));
918
919 /* Handle reset */
920 reset = qemu_allocate_irq(spitz_reset, cpu, 0);
921 qdev_connect_gpio_out(cpu->gpio, SPITZ_GPIO_ON_RESET, reset);
922
923 /* PCMCIA signals: card's IRQ and Card-Detect */
924 if (slots >= 1)
925 pxa2xx_pcmcia_set_irq_cb(cpu->pcmcia[0],
926 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_CF1_IRQ),
927 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_CF1_CD));
928 if (slots >= 2)
929 pxa2xx_pcmcia_set_irq_cb(cpu->pcmcia[1],
930 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_CF2_IRQ),
931 qdev_get_gpio_in(cpu->gpio, SPITZ_GPIO_CF2_CD));
932 }
933
934 /* Board init. */
935 #define SPITZ_RAM 0x04000000
936 #define SPITZ_ROM 0x00800000
937
938 static struct arm_boot_info spitz_binfo = {
939 .loader_start = PXA2XX_SDRAM_BASE,
940 .ram_size = 0x04000000,
941 };
942
943 static void spitz_common_init(MachineState *machine)
944 {
945 SpitzMachineClass *smc = SPITZ_MACHINE_GET_CLASS(machine);
946 SpitzMachineState *sms = SPITZ_MACHINE(machine);
947 enum spitz_model_e model = smc->model;
948 PXA2xxState *mpu;
949 MemoryRegion *address_space_mem = get_system_memory();
950 MemoryRegion *rom = g_new(MemoryRegion, 1);
951
952 /* Setup CPU & memory */
953 mpu = pxa270_init(address_space_mem, spitz_binfo.ram_size,
954 machine->cpu_type);
955 sms->mpu = mpu;
956
957 sl_flash_register(mpu, (model == spitz) ? FLASH_128M : FLASH_1024M);
958
959 memory_region_init_rom(rom, NULL, "spitz.rom", SPITZ_ROM, &error_fatal);
960 memory_region_add_subregion(address_space_mem, 0, rom);
961
962 /* Setup peripherals */
963 spitz_keyboard_register(mpu);
964
965 spitz_ssp_attach(sms);
966
967 sms->scp0 = sysbus_create_simple("scoop", 0x10800000, NULL);
968 if (model != akita) {
969 sms->scp1 = sysbus_create_simple("scoop", 0x08800040, NULL);
970 } else {
971 sms->scp1 = NULL;
972 }
973
974 spitz_scoop_gpio_setup(sms);
975
976 spitz_gpio_setup(mpu, (model == akita) ? 1 : 2);
977
978 spitz_i2c_setup(mpu);
979
980 if (model == akita)
981 spitz_akita_i2c_setup(mpu);
982
983 if (model == terrier)
984 /* A 6.0 GB microdrive is permanently sitting in CF slot 1. */
985 spitz_microdrive_attach(mpu, 1);
986 else if (model != akita)
987 /* A 4.0 GB microdrive is permanently sitting in CF slot 0. */
988 spitz_microdrive_attach(mpu, 0);
989
990 spitz_binfo.board_id = smc->arm_id;
991 arm_load_kernel(mpu->cpu, machine, &spitz_binfo);
992 sl_bootparam_write(SL_PXA_PARAM_BASE);
993 }
994
995 static void spitz_common_class_init(ObjectClass *oc, void *data)
996 {
997 MachineClass *mc = MACHINE_CLASS(oc);
998
999 mc->block_default_type = IF_IDE;
1000 mc->ignore_memory_transaction_failures = true;
1001 mc->init = spitz_common_init;
1002 }
1003
1004 static const TypeInfo spitz_common_info = {
1005 .name = TYPE_SPITZ_MACHINE,
1006 .parent = TYPE_MACHINE,
1007 .abstract = true,
1008 .instance_size = sizeof(SpitzMachineState),
1009 .class_size = sizeof(SpitzMachineClass),
1010 .class_init = spitz_common_class_init,
1011 };
1012
1013 static void akitapda_class_init(ObjectClass *oc, void *data)
1014 {
1015 MachineClass *mc = MACHINE_CLASS(oc);
1016 SpitzMachineClass *smc = SPITZ_MACHINE_CLASS(oc);
1017
1018 mc->desc = "Sharp SL-C1000 (Akita) PDA (PXA270)";
1019 mc->default_cpu_type = ARM_CPU_TYPE_NAME("pxa270-c0");
1020 smc->model = akita;
1021 smc->arm_id = 0x2e8;
1022 }
1023
1024 static const TypeInfo akitapda_type = {
1025 .name = MACHINE_TYPE_NAME("akita"),
1026 .parent = TYPE_SPITZ_MACHINE,
1027 .class_init = akitapda_class_init,
1028 };
1029
1030 static void spitzpda_class_init(ObjectClass *oc, void *data)
1031 {
1032 MachineClass *mc = MACHINE_CLASS(oc);
1033 SpitzMachineClass *smc = SPITZ_MACHINE_CLASS(oc);
1034
1035 mc->desc = "Sharp SL-C3000 (Spitz) PDA (PXA270)";
1036 mc->default_cpu_type = ARM_CPU_TYPE_NAME("pxa270-c0");
1037 smc->model = spitz;
1038 smc->arm_id = 0x2c9;
1039 }
1040
1041 static const TypeInfo spitzpda_type = {
1042 .name = MACHINE_TYPE_NAME("spitz"),
1043 .parent = TYPE_SPITZ_MACHINE,
1044 .class_init = spitzpda_class_init,
1045 };
1046
1047 static void borzoipda_class_init(ObjectClass *oc, void *data)
1048 {
1049 MachineClass *mc = MACHINE_CLASS(oc);
1050 SpitzMachineClass *smc = SPITZ_MACHINE_CLASS(oc);
1051
1052 mc->desc = "Sharp SL-C3100 (Borzoi) PDA (PXA270)";
1053 mc->default_cpu_type = ARM_CPU_TYPE_NAME("pxa270-c0");
1054 smc->model = borzoi;
1055 smc->arm_id = 0x33f;
1056 }
1057
1058 static const TypeInfo borzoipda_type = {
1059 .name = MACHINE_TYPE_NAME("borzoi"),
1060 .parent = TYPE_SPITZ_MACHINE,
1061 .class_init = borzoipda_class_init,
1062 };
1063
1064 static void terrierpda_class_init(ObjectClass *oc, void *data)
1065 {
1066 MachineClass *mc = MACHINE_CLASS(oc);
1067 SpitzMachineClass *smc = SPITZ_MACHINE_CLASS(oc);
1068
1069 mc->desc = "Sharp SL-C3200 (Terrier) PDA (PXA270)";
1070 mc->default_cpu_type = ARM_CPU_TYPE_NAME("pxa270-c5");
1071 smc->model = terrier;
1072 smc->arm_id = 0x33f;
1073 }
1074
1075 static const TypeInfo terrierpda_type = {
1076 .name = MACHINE_TYPE_NAME("terrier"),
1077 .parent = TYPE_SPITZ_MACHINE,
1078 .class_init = terrierpda_class_init,
1079 };
1080
1081 static void spitz_machine_init(void)
1082 {
1083 type_register_static(&spitz_common_info);
1084 type_register_static(&akitapda_type);
1085 type_register_static(&spitzpda_type);
1086 type_register_static(&borzoipda_type);
1087 type_register_static(&terrierpda_type);
1088 }
1089
1090 type_init(spitz_machine_init)
1091
1092 static bool is_version_0(void *opaque, int version_id)
1093 {
1094 return version_id == 0;
1095 }
1096
1097 static VMStateDescription vmstate_sl_nand_info = {
1098 .name = "sl-nand",
1099 .version_id = 0,
1100 .minimum_version_id = 0,
1101 .fields = (VMStateField[]) {
1102 VMSTATE_UINT8(ctl, SLNANDState),
1103 VMSTATE_STRUCT(ecc, SLNANDState, 0, vmstate_ecc_state, ECCState),
1104 VMSTATE_END_OF_LIST(),
1105 },
1106 };
1107
1108 static Property sl_nand_properties[] = {
1109 DEFINE_PROP_UINT8("manf_id", SLNANDState, manf_id, NAND_MFR_SAMSUNG),
1110 DEFINE_PROP_UINT8("chip_id", SLNANDState, chip_id, 0xf1),
1111 DEFINE_PROP_END_OF_LIST(),
1112 };
1113
1114 static void sl_nand_class_init(ObjectClass *klass, void *data)
1115 {
1116 DeviceClass *dc = DEVICE_CLASS(klass);
1117
1118 dc->vmsd = &vmstate_sl_nand_info;
1119 device_class_set_props(dc, sl_nand_properties);
1120 dc->realize = sl_nand_realize;
1121 /* Reason: init() method uses drive_get() */
1122 dc->user_creatable = false;
1123 }
1124
1125 static const TypeInfo sl_nand_info = {
1126 .name = TYPE_SL_NAND,
1127 .parent = TYPE_SYS_BUS_DEVICE,
1128 .instance_size = sizeof(SLNANDState),
1129 .instance_init = sl_nand_init,
1130 .class_init = sl_nand_class_init,
1131 };
1132
1133 static VMStateDescription vmstate_spitz_kbd = {
1134 .name = "spitz-keyboard",
1135 .version_id = 1,
1136 .minimum_version_id = 0,
1137 .post_load = spitz_keyboard_post_load,
1138 .fields = (VMStateField[]) {
1139 VMSTATE_UINT16(sense_state, SpitzKeyboardState),
1140 VMSTATE_UINT16(strobe_state, SpitzKeyboardState),
1141 VMSTATE_UNUSED_TEST(is_version_0, 5),
1142 VMSTATE_END_OF_LIST(),
1143 },
1144 };
1145
1146 static void spitz_keyboard_class_init(ObjectClass *klass, void *data)
1147 {
1148 DeviceClass *dc = DEVICE_CLASS(klass);
1149
1150 dc->vmsd = &vmstate_spitz_kbd;
1151 dc->realize = spitz_keyboard_realize;
1152 }
1153
1154 static const TypeInfo spitz_keyboard_info = {
1155 .name = TYPE_SPITZ_KEYBOARD,
1156 .parent = TYPE_SYS_BUS_DEVICE,
1157 .instance_size = sizeof(SpitzKeyboardState),
1158 .instance_init = spitz_keyboard_init,
1159 .class_init = spitz_keyboard_class_init,
1160 };
1161
1162 static const VMStateDescription vmstate_corgi_ssp_regs = {
1163 .name = "corgi-ssp",
1164 .version_id = 2,
1165 .minimum_version_id = 2,
1166 .fields = (VMStateField[]) {
1167 VMSTATE_SSI_SLAVE(ssidev, CorgiSSPState),
1168 VMSTATE_UINT32_ARRAY(enable, CorgiSSPState, 3),
1169 VMSTATE_END_OF_LIST(),
1170 }
1171 };
1172
1173 static void corgi_ssp_class_init(ObjectClass *klass, void *data)
1174 {
1175 DeviceClass *dc = DEVICE_CLASS(klass);
1176 SSISlaveClass *k = SSI_SLAVE_CLASS(klass);
1177
1178 k->realize = corgi_ssp_realize;
1179 k->transfer = corgi_ssp_transfer;
1180 dc->vmsd = &vmstate_corgi_ssp_regs;
1181 }
1182
1183 static const TypeInfo corgi_ssp_info = {
1184 .name = "corgi-ssp",
1185 .parent = TYPE_SSI_SLAVE,
1186 .instance_size = sizeof(CorgiSSPState),
1187 .class_init = corgi_ssp_class_init,
1188 };
1189
1190 static const VMStateDescription vmstate_spitz_lcdtg_regs = {
1191 .name = "spitz-lcdtg",
1192 .version_id = 1,
1193 .minimum_version_id = 1,
1194 .fields = (VMStateField[]) {
1195 VMSTATE_SSI_SLAVE(ssidev, SpitzLCDTG),
1196 VMSTATE_UINT32(bl_intensity, SpitzLCDTG),
1197 VMSTATE_UINT32(bl_power, SpitzLCDTG),
1198 VMSTATE_END_OF_LIST(),
1199 }
1200 };
1201
1202 static void spitz_lcdtg_class_init(ObjectClass *klass, void *data)
1203 {
1204 DeviceClass *dc = DEVICE_CLASS(klass);
1205 SSISlaveClass *k = SSI_SLAVE_CLASS(klass);
1206
1207 k->realize = spitz_lcdtg_realize;
1208 k->transfer = spitz_lcdtg_transfer;
1209 dc->vmsd = &vmstate_spitz_lcdtg_regs;
1210 }
1211
1212 static const TypeInfo spitz_lcdtg_info = {
1213 .name = "spitz-lcdtg",
1214 .parent = TYPE_SSI_SLAVE,
1215 .instance_size = sizeof(SpitzLCDTG),
1216 .class_init = spitz_lcdtg_class_init,
1217 };
1218
1219 static void spitz_register_types(void)
1220 {
1221 type_register_static(&corgi_ssp_info);
1222 type_register_static(&spitz_lcdtg_info);
1223 type_register_static(&spitz_keyboard_info);
1224 type_register_static(&sl_nand_info);
1225 }
1226
1227 type_init(spitz_register_types)
QEMU mirror