]> git.proxmox.com Git - mirror_qemu.git/blob - hw/mips/mips_fulong2e.c
Merge remote-tracking branch 'remotes/xtensa/tags/20180109-xtensa' into staging
[mirror_qemu.git] / hw / mips / mips_fulong2e.c
1 /*
2 * QEMU fulong 2e mini pc support
3 *
4 * Copyright (c) 2008 yajin (yajin@vm-kernel.org)
5 * Copyright (c) 2009 chenming (chenming@rdc.faw.com.cn)
6 * Copyright (c) 2010 Huacai Chen (zltjiangshi@gmail.com)
7 * This code is licensed under the GNU GPL v2.
8 *
9 * Contributions after 2012-01-13 are licensed under the terms of the
10 * GNU GPL, version 2 or (at your option) any later version.
11 */
12
13 /*
14 * Fulong 2e mini pc is based on ICT/ST Loongson 2e CPU (MIPS III like, 800MHz)
15 * http://www.linux-mips.org/wiki/Fulong
16 *
17 * Loongson 2e user manual:
18 * http://www.loongsondeveloper.com/doc/Loongson2EUserGuide.pdf
19 */
20
21 #include "qemu/osdep.h"
22 #include "qapi/error.h"
23 #include "hw/hw.h"
24 #include "hw/i386/pc.h"
25 #include "hw/char/serial.h"
26 #include "hw/block/fdc.h"
27 #include "net/net.h"
28 #include "hw/boards.h"
29 #include "hw/i2c/smbus.h"
30 #include "sysemu/block-backend.h"
31 #include "hw/block/flash.h"
32 #include "hw/mips/mips.h"
33 #include "hw/mips/cpudevs.h"
34 #include "hw/pci/pci.h"
35 #include "sysemu/sysemu.h"
36 #include "audio/audio.h"
37 #include "qemu/log.h"
38 #include "hw/loader.h"
39 #include "hw/mips/bios.h"
40 #include "hw/ide.h"
41 #include "elf.h"
42 #include "hw/isa/vt82c686.h"
43 #include "hw/timer/mc146818rtc.h"
44 #include "hw/timer/i8254.h"
45 #include "sysemu/blockdev.h"
46 #include "exec/address-spaces.h"
47 #include "sysemu/qtest.h"
48 #include "qemu/error-report.h"
49
50 #define DEBUG_FULONG2E_INIT
51
52 #define ENVP_ADDR 0x80002000l
53 #define ENVP_NB_ENTRIES 16
54 #define ENVP_ENTRY_SIZE 256
55
56 #define MAX_IDE_BUS 2
57
58 /*
59 * PMON is not part of qemu and released with BSD license, anyone
60 * who want to build a pmon binary please first git-clone the source
61 * from the git repository at:
62 * http://www.loongson.cn/support/git/pmon
63 * Then follow the "Compile Guide" available at:
64 * http://dev.lemote.com/code/pmon
65 *
66 * Notes:
67 * 1, don't use the source at http://dev.lemote.com/http_git/pmon.git
68 * 2, use "Bonito2edev" to replace "dir_corresponding_to_your_target_hardware"
69 * in the "Compile Guide".
70 */
71 #define FULONG_BIOSNAME "pmon_fulong2e.bin"
72
73 /* PCI SLOT in fulong 2e */
74 #define FULONG2E_VIA_SLOT 5
75 #define FULONG2E_ATI_SLOT 6
76 #define FULONG2E_RTL8139_SLOT 7
77
78 static ISADevice *pit;
79
80 static struct _loaderparams {
81 int ram_size;
82 const char *kernel_filename;
83 const char *kernel_cmdline;
84 const char *initrd_filename;
85 } loaderparams;
86
87 static void GCC_FMT_ATTR(3, 4) prom_set(uint32_t* prom_buf, int index,
88 const char *string, ...)
89 {
90 va_list ap;
91 int32_t table_addr;
92
93 if (index >= ENVP_NB_ENTRIES)
94 return;
95
96 if (string == NULL) {
97 prom_buf[index] = 0;
98 return;
99 }
100
101 table_addr = sizeof(int32_t) * ENVP_NB_ENTRIES + index * ENVP_ENTRY_SIZE;
102 prom_buf[index] = tswap32(ENVP_ADDR + table_addr);
103
104 va_start(ap, string);
105 vsnprintf((char *)prom_buf + table_addr, ENVP_ENTRY_SIZE, string, ap);
106 va_end(ap);
107 }
108
109 static int64_t load_kernel (CPUMIPSState *env)
110 {
111 int64_t kernel_entry, kernel_low, kernel_high;
112 int index = 0;
113 long kernel_size, initrd_size;
114 ram_addr_t initrd_offset;
115 uint32_t *prom_buf;
116 long prom_size;
117
118 kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
119 NULL, (uint64_t *)&kernel_entry,
120 (uint64_t *)&kernel_low, (uint64_t *)&kernel_high,
121 0, EM_MIPS, 1, 0);
122 if (kernel_size < 0) {
123 error_report("qemu: could not load kernel '%s': %s",
124 loaderparams.kernel_filename,
125 load_elf_strerror(kernel_size));
126 exit(1);
127 }
128
129 /* load initrd */
130 initrd_size = 0;
131 initrd_offset = 0;
132 if (loaderparams.initrd_filename) {
133 initrd_size = get_image_size (loaderparams.initrd_filename);
134 if (initrd_size > 0) {
135 initrd_offset = (kernel_high + ~INITRD_PAGE_MASK) & INITRD_PAGE_MASK;
136 if (initrd_offset + initrd_size > ram_size) {
137 fprintf(stderr,
138 "qemu: memory too small for initial ram disk '%s'\n",
139 loaderparams.initrd_filename);
140 exit(1);
141 }
142 initrd_size = load_image_targphys(loaderparams.initrd_filename,
143 initrd_offset, ram_size - initrd_offset);
144 }
145 if (initrd_size == (target_ulong) -1) {
146 fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
147 loaderparams.initrd_filename);
148 exit(1);
149 }
150 }
151
152 /* Setup prom parameters. */
153 prom_size = ENVP_NB_ENTRIES * (sizeof(int32_t) + ENVP_ENTRY_SIZE);
154 prom_buf = g_malloc(prom_size);
155
156 prom_set(prom_buf, index++, "%s", loaderparams.kernel_filename);
157 if (initrd_size > 0) {
158 prom_set(prom_buf, index++, "rd_start=0x%" PRIx64 " rd_size=%li %s",
159 cpu_mips_phys_to_kseg0(NULL, initrd_offset), initrd_size,
160 loaderparams.kernel_cmdline);
161 } else {
162 prom_set(prom_buf, index++, "%s", loaderparams.kernel_cmdline);
163 }
164
165 /* Setup minimum environment variables */
166 prom_set(prom_buf, index++, "busclock=33000000");
167 prom_set(prom_buf, index++, "cpuclock=100000000");
168 prom_set(prom_buf, index++, "memsize=%i", loaderparams.ram_size/1024/1024);
169 prom_set(prom_buf, index++, "modetty0=38400n8r");
170 prom_set(prom_buf, index++, NULL);
171
172 rom_add_blob_fixed("prom", prom_buf, prom_size,
173 cpu_mips_kseg0_to_phys(NULL, ENVP_ADDR));
174
175 g_free(prom_buf);
176 return kernel_entry;
177 }
178
179 static void write_bootloader (CPUMIPSState *env, uint8_t *base, int64_t kernel_addr)
180 {
181 uint32_t *p;
182
183 /* Small bootloader */
184 p = (uint32_t *) base;
185
186 stl_p(p++, 0x0bf00010); /* j 0x1fc00040 */
187 stl_p(p++, 0x00000000); /* nop */
188
189 /* Second part of the bootloader */
190 p = (uint32_t *) (base + 0x040);
191
192 stl_p(p++, 0x3c040000); /* lui a0, 0 */
193 stl_p(p++, 0x34840002); /* ori a0, a0, 2 */
194 stl_p(p++, 0x3c050000 | ((ENVP_ADDR >> 16) & 0xffff)); /* lui a1, high(ENVP_ADDR) */
195 stl_p(p++, 0x34a50000 | (ENVP_ADDR & 0xffff)); /* ori a1, a0, low(ENVP_ADDR) */
196 stl_p(p++, 0x3c060000 | (((ENVP_ADDR + 8) >> 16) & 0xffff)); /* lui a2, high(ENVP_ADDR + 8) */
197 stl_p(p++, 0x34c60000 | ((ENVP_ADDR + 8) & 0xffff)); /* ori a2, a2, low(ENVP_ADDR + 8) */
198 stl_p(p++, 0x3c070000 | (loaderparams.ram_size >> 16)); /* lui a3, high(env->ram_size) */
199 stl_p(p++, 0x34e70000 | (loaderparams.ram_size & 0xffff)); /* ori a3, a3, low(env->ram_size) */
200 stl_p(p++, 0x3c1f0000 | ((kernel_addr >> 16) & 0xffff)); /* lui ra, high(kernel_addr) */;
201 stl_p(p++, 0x37ff0000 | (kernel_addr & 0xffff)); /* ori ra, ra, low(kernel_addr) */
202 stl_p(p++, 0x03e00008); /* jr ra */
203 stl_p(p++, 0x00000000); /* nop */
204 }
205
206
207 static void main_cpu_reset(void *opaque)
208 {
209 MIPSCPU *cpu = opaque;
210 CPUMIPSState *env = &cpu->env;
211
212 cpu_reset(CPU(cpu));
213 /* TODO: 2E reset stuff */
214 if (loaderparams.kernel_filename) {
215 env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL));
216 }
217 }
218
219 static const uint8_t eeprom_spd[0x80] = {
220 0x80,0x08,0x07,0x0d,0x09,0x02,0x40,0x00,0x04,0x70,
221 0x70,0x00,0x82,0x10,0x00,0x01,0x0e,0x04,0x0c,0x01,
222 0x02,0x20,0x80,0x75,0x70,0x00,0x00,0x50,0x3c,0x50,
223 0x2d,0x20,0xb0,0xb0,0x50,0x50,0x00,0x00,0x00,0x00,
224 0x00,0x41,0x48,0x3c,0x32,0x75,0x00,0x00,0x00,0x00,
225 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
226 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
227 0x00,0x00,0x00,0x9c,0x7b,0x07,0x00,0x00,0x00,0x00,
228 0x00,0x00,0x00,0x00,0x48,0x42,0x35,0x34,0x41,0x32,
229 0x35,0x36,0x38,0x4b,0x4e,0x2d,0x41,0x37,0x35,0x42,
230 0x20,0x30,0x20
231 };
232
233 /* Audio support */
234 static void audio_init (PCIBus *pci_bus)
235 {
236 vt82c686b_ac97_init(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 5));
237 vt82c686b_mc97_init(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 6));
238 }
239
240 /* Network support */
241 static void network_init (PCIBus *pci_bus)
242 {
243 int i;
244
245 for(i = 0; i < nb_nics; i++) {
246 NICInfo *nd = &nd_table[i];
247 const char *default_devaddr = NULL;
248
249 if (i == 0 && (!nd->model || strcmp(nd->model, "rtl8139") == 0)) {
250 /* The fulong board has a RTL8139 card using PCI SLOT 7 */
251 default_devaddr = "07";
252 }
253
254 pci_nic_init_nofail(nd, pci_bus, "rtl8139", default_devaddr);
255 }
256 }
257
258 static void mips_fulong2e_init(MachineState *machine)
259 {
260 ram_addr_t ram_size = machine->ram_size;
261 const char *kernel_filename = machine->kernel_filename;
262 const char *kernel_cmdline = machine->kernel_cmdline;
263 const char *initrd_filename = machine->initrd_filename;
264 char *filename;
265 MemoryRegion *address_space_mem = get_system_memory();
266 MemoryRegion *ram = g_new(MemoryRegion, 1);
267 MemoryRegion *bios = g_new(MemoryRegion, 1);
268 long bios_size;
269 int64_t kernel_entry;
270 qemu_irq *i8259;
271 PCIBus *pci_bus;
272 ISABus *isa_bus;
273 I2CBus *smbus;
274 DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
275 MIPSCPU *cpu;
276 CPUMIPSState *env;
277
278 /* init CPUs */
279 cpu = MIPS_CPU(cpu_create(machine->cpu_type));
280 env = &cpu->env;
281
282 qemu_register_reset(main_cpu_reset, cpu);
283
284 /* fulong 2e has 256M ram. */
285 ram_size = 256 * 1024 * 1024;
286
287 /* fulong 2e has a 1M flash.Winbond W39L040AP70Z */
288 bios_size = 1024 * 1024;
289
290 /* allocate RAM */
291 memory_region_allocate_system_memory(ram, NULL, "fulong2e.ram", ram_size);
292 memory_region_init_ram(bios, NULL, "fulong2e.bios", bios_size,
293 &error_fatal);
294 memory_region_set_readonly(bios, true);
295
296 memory_region_add_subregion(address_space_mem, 0, ram);
297 memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
298
299 /* We do not support flash operation, just loading pmon.bin as raw BIOS.
300 * Please use -L to set the BIOS path and -bios to set bios name. */
301
302 if (kernel_filename) {
303 loaderparams.ram_size = ram_size;
304 loaderparams.kernel_filename = kernel_filename;
305 loaderparams.kernel_cmdline = kernel_cmdline;
306 loaderparams.initrd_filename = initrd_filename;
307 kernel_entry = load_kernel (env);
308 write_bootloader(env, memory_region_get_ram_ptr(bios), kernel_entry);
309 } else {
310 if (bios_name == NULL) {
311 bios_name = FULONG_BIOSNAME;
312 }
313 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
314 if (filename) {
315 bios_size = load_image_targphys(filename, 0x1fc00000LL,
316 BIOS_SIZE);
317 g_free(filename);
318 } else {
319 bios_size = -1;
320 }
321
322 if ((bios_size < 0 || bios_size > BIOS_SIZE) &&
323 !kernel_filename && !qtest_enabled()) {
324 error_report("Could not load MIPS bios '%s'", bios_name);
325 exit(1);
326 }
327 }
328
329 /* Init internal devices */
330 cpu_mips_irq_init_cpu(cpu);
331 cpu_mips_clock_init(cpu);
332
333 /* North bridge, Bonito --> IP2 */
334 pci_bus = bonito_init((qemu_irq *)&(env->irq[2]));
335
336 /* South bridge */
337 ide_drive_get(hd, ARRAY_SIZE(hd));
338
339 isa_bus = vt82c686b_init(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 0));
340 if (!isa_bus) {
341 fprintf(stderr, "vt82c686b_init error\n");
342 exit(1);
343 }
344
345 /* Interrupt controller */
346 /* The 8259 -> IP5 */
347 i8259 = i8259_init(isa_bus, env->irq[5]);
348 isa_bus_irqs(isa_bus, i8259);
349
350 vt82c686b_ide_init(pci_bus, hd, PCI_DEVFN(FULONG2E_VIA_SLOT, 1));
351 pci_create_simple(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 2),
352 "vt82c686b-usb-uhci");
353 pci_create_simple(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 3),
354 "vt82c686b-usb-uhci");
355
356 smbus = vt82c686b_pm_init(pci_bus, PCI_DEVFN(FULONG2E_VIA_SLOT, 4),
357 0xeee1, NULL);
358 /* TODO: Populate SPD eeprom data. */
359 smbus_eeprom_init(smbus, 1, eeprom_spd, sizeof(eeprom_spd));
360
361 /* init other devices */
362 pit = i8254_pit_init(isa_bus, 0x40, 0, NULL);
363 DMA_init(isa_bus, 0);
364
365 /* Super I/O */
366 isa_create_simple(isa_bus, "i8042");
367
368 mc146818_rtc_init(isa_bus, 2000, NULL);
369
370 serial_hds_isa_init(isa_bus, 0, MAX_SERIAL_PORTS);
371 parallel_hds_isa_init(isa_bus, 1);
372
373 /* Sound card */
374 audio_init(pci_bus);
375 /* Network card */
376 network_init(pci_bus);
377 }
378
379 static void mips_fulong2e_machine_init(MachineClass *mc)
380 {
381 mc->desc = "Fulong 2e mini pc";
382 mc->init = mips_fulong2e_init;
383 mc->block_default_type = IF_IDE;
384 mc->default_cpu_type = MIPS_CPU_TYPE_NAME("Loongson-2E");
385 }
386
387 DEFINE_MACHINE("fulong2e", mips_fulong2e_machine_init)