]> git.proxmox.com Git - mirror_qemu.git/blob - hw/mips_mipssim.c
Merge remote branch 'mst/pci' into staging
[mirror_qemu.git] / hw / mips_mipssim.c
1 /*
2 * QEMU/mipssim emulation
3 *
4 * Emulates a very simple machine model similiar to the one use by the
5 * proprietary MIPS emulator.
6 *
7 * Copyright (c) 2007 Thiemo Seufer
8 *
9 * Permission is hereby granted, free of charge, to any person obtaining a copy
10 * of this software and associated documentation files (the "Software"), to deal
11 * in the Software without restriction, including without limitation the rights
12 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
13 * copies of the Software, and to permit persons to whom the Software is
14 * furnished to do so, subject to the following conditions:
15 *
16 * The above copyright notice and this permission notice shall be included in
17 * all copies or substantial portions of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
24 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
25 * THE SOFTWARE.
26 */
27 #include "hw.h"
28 #include "mips.h"
29 #include "pc.h"
30 #include "isa.h"
31 #include "net.h"
32 #include "sysemu.h"
33 #include "boards.h"
34 #include "mips-bios.h"
35 #include "loader.h"
36 #include "elf.h"
37
38 static struct _loaderparams {
39 int ram_size;
40 const char *kernel_filename;
41 const char *kernel_cmdline;
42 const char *initrd_filename;
43 } loaderparams;
44
45 typedef struct ResetData {
46 CPUState *env;
47 uint64_t vector;
48 } ResetData;
49
50 static int64_t load_kernel(void)
51 {
52 int64_t entry, kernel_high;
53 long kernel_size;
54 long initrd_size;
55 ram_addr_t initrd_offset;
56 int big_endian;
57
58 #ifdef TARGET_WORDS_BIGENDIAN
59 big_endian = 1;
60 #else
61 big_endian = 0;
62 #endif
63
64 kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
65 NULL, (uint64_t *)&entry, NULL,
66 (uint64_t *)&kernel_high, big_endian,
67 ELF_MACHINE, 1);
68 if (kernel_size >= 0) {
69 if ((entry & ~0x7fffffffULL) == 0x80000000)
70 entry = (int32_t)entry;
71 } else {
72 fprintf(stderr, "qemu: could not load kernel '%s'\n",
73 loaderparams.kernel_filename);
74 exit(1);
75 }
76
77 /* load initrd */
78 initrd_size = 0;
79 initrd_offset = 0;
80 if (loaderparams.initrd_filename) {
81 initrd_size = get_image_size (loaderparams.initrd_filename);
82 if (initrd_size > 0) {
83 initrd_offset = (kernel_high + ~TARGET_PAGE_MASK) & TARGET_PAGE_MASK;
84 if (initrd_offset + initrd_size > loaderparams.ram_size) {
85 fprintf(stderr,
86 "qemu: memory too small for initial ram disk '%s'\n",
87 loaderparams.initrd_filename);
88 exit(1);
89 }
90 initrd_size = load_image_targphys(loaderparams.initrd_filename,
91 initrd_offset, loaderparams.ram_size - initrd_offset);
92 }
93 if (initrd_size == (target_ulong) -1) {
94 fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
95 loaderparams.initrd_filename);
96 exit(1);
97 }
98 }
99 return entry;
100 }
101
102 static void main_cpu_reset(void *opaque)
103 {
104 ResetData *s = (ResetData *)opaque;
105 CPUState *env = s->env;
106
107 cpu_reset(env);
108 env->active_tc.PC = s->vector;
109 }
110
111 static void
112 mips_mipssim_init (ram_addr_t ram_size,
113 const char *boot_device,
114 const char *kernel_filename, const char *kernel_cmdline,
115 const char *initrd_filename, const char *cpu_model)
116 {
117 char *filename;
118 ram_addr_t ram_offset;
119 ram_addr_t bios_offset;
120 CPUState *env;
121 ResetData *reset_info;
122 int bios_size;
123
124 /* Init CPUs. */
125 if (cpu_model == NULL) {
126 #ifdef TARGET_MIPS64
127 cpu_model = "5Kf";
128 #else
129 cpu_model = "24Kf";
130 #endif
131 }
132 env = cpu_init(cpu_model);
133 if (!env) {
134 fprintf(stderr, "Unable to find CPU definition\n");
135 exit(1);
136 }
137 reset_info = qemu_mallocz(sizeof(ResetData));
138 reset_info->env = env;
139 reset_info->vector = env->active_tc.PC;
140 qemu_register_reset(main_cpu_reset, reset_info);
141
142 /* Allocate RAM. */
143 ram_offset = qemu_ram_alloc(ram_size);
144 bios_offset = qemu_ram_alloc(BIOS_SIZE);
145
146 cpu_register_physical_memory(0, ram_size, ram_offset | IO_MEM_RAM);
147
148 /* Map the BIOS / boot exception handler. */
149 cpu_register_physical_memory(0x1fc00000LL,
150 BIOS_SIZE, bios_offset | IO_MEM_ROM);
151 /* Load a BIOS / boot exception handler image. */
152 if (bios_name == NULL)
153 bios_name = BIOS_FILENAME;
154 filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
155 if (filename) {
156 bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
157 qemu_free(filename);
158 } else {
159 bios_size = -1;
160 }
161 if ((bios_size < 0 || bios_size > BIOS_SIZE) && !kernel_filename) {
162 /* Bail out if we have neither a kernel image nor boot vector code. */
163 fprintf(stderr,
164 "qemu: Could not load MIPS bios '%s', and no -kernel argument was specified\n",
165 filename);
166 exit(1);
167 } else {
168 /* We have a boot vector start address. */
169 env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
170 }
171
172 if (kernel_filename) {
173 loaderparams.ram_size = ram_size;
174 loaderparams.kernel_filename = kernel_filename;
175 loaderparams.kernel_cmdline = kernel_cmdline;
176 loaderparams.initrd_filename = initrd_filename;
177 reset_info->vector = load_kernel();
178 }
179
180 /* Init CPU internal devices. */
181 cpu_mips_irq_init_cpu(env);
182 cpu_mips_clock_init(env);
183
184 /* Register 64 KB of ISA IO space at 0x1fd00000. */
185 isa_mmio_init(0x1fd00000, 0x00010000);
186
187 /* A single 16450 sits at offset 0x3f8. It is attached to
188 MIPS CPU INT2, which is interrupt 4. */
189 if (serial_hds[0])
190 serial_init(0x3f8, env->irq[4], 115200, serial_hds[0]);
191
192 if (nd_table[0].vlan)
193 /* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
194 mipsnet_init(0x4200, env->irq[2], &nd_table[0]);
195 }
196
197 static QEMUMachine mips_mipssim_machine = {
198 .name = "mipssim",
199 .desc = "MIPS MIPSsim platform",
200 .init = mips_mipssim_init,
201 };
202
203 static void mips_mipssim_machine_init(void)
204 {
205 qemu_register_machine(&mips_mipssim_machine);
206 }
207
208 machine_init(mips_mipssim_machine_init);