]>
git.proxmox.com Git - qemu.git/blob - hw/tcx.c
4d9f527a2f6998142566eb7969e4eb396d1f242d
2 * QEMU TCX Frame buffer
4 * Copyright (c) 2003-2005 Fabrice Bellard
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
27 #include "pixel_ops.h"
31 #define TCX_DAC_NREGS 16
32 #define TCX_THC_NREGS_8 0x081c
33 #define TCX_THC_NREGS_24 0x1000
34 #define TCX_TEC_NREGS 0x1000
36 typedef struct TCXState
{
37 target_phys_addr_t addr
;
41 uint32_t *vram24
, *cplane
;
42 ram_addr_t vram_offset
, vram24_offset
, cplane_offset
;
43 uint16_t width
, height
, depth
;
44 uint8_t r
[256], g
[256], b
[256];
45 uint32_t palette
[256];
46 uint8_t dac_index
, dac_state
;
49 static void tcx_screen_dump(void *opaque
, const char *filename
);
50 static void tcx24_screen_dump(void *opaque
, const char *filename
);
51 static void tcx_invalidate_display(void *opaque
);
52 static void tcx24_invalidate_display(void *opaque
);
54 static void update_palette_entries(TCXState
*s
, int start
, int end
)
57 for(i
= start
; i
< end
; i
++) {
58 switch(ds_get_bits_per_pixel(s
->ds
)) {
61 s
->palette
[i
] = rgb_to_pixel8(s
->r
[i
], s
->g
[i
], s
->b
[i
]);
64 s
->palette
[i
] = rgb_to_pixel15(s
->r
[i
], s
->g
[i
], s
->b
[i
]);
67 s
->palette
[i
] = rgb_to_pixel16(s
->r
[i
], s
->g
[i
], s
->b
[i
]);
70 s
->palette
[i
] = rgb_to_pixel32(s
->r
[i
], s
->g
[i
], s
->b
[i
]);
75 tcx24_invalidate_display(s
);
77 tcx_invalidate_display(s
);
80 static void tcx_draw_line32(TCXState
*s1
, uint8_t *d
,
81 const uint8_t *s
, int width
)
85 uint32_t *p
= (uint32_t *)d
;
87 for(x
= 0; x
< width
; x
++) {
89 *p
++ = s1
->palette
[val
];
93 static void tcx_draw_line16(TCXState
*s1
, uint8_t *d
,
94 const uint8_t *s
, int width
)
98 uint16_t *p
= (uint16_t *)d
;
100 for(x
= 0; x
< width
; x
++) {
102 *p
++ = s1
->palette
[val
];
106 static void tcx_draw_line8(TCXState
*s1
, uint8_t *d
,
107 const uint8_t *s
, int width
)
112 for(x
= 0; x
< width
; x
++) {
114 *d
++ = s1
->palette
[val
];
119 XXX Could be much more optimal:
120 * detect if line/page/whole screen is in 24 bit mode
121 * if destination is also BGR, use memcpy
123 static inline void tcx24_draw_line32(TCXState
*s1
, uint8_t *d
,
124 const uint8_t *s
, int width
,
125 const uint32_t *cplane
,
130 uint32_t *p
= (uint32_t *)d
;
133 for(x
= 0; x
< width
; x
++, s
++, s24
++) {
134 if ((be32_to_cpu(*cplane
++) & 0xff000000) == 0x03000000) {
135 // 24-bit direct, BGR order
141 dval
= rgb_to_pixel32(r
, g
, b
);
144 dval
= s1
->palette
[val
];
150 static inline int check_dirty(ram_addr_t page
, ram_addr_t page24
,
156 ret
= cpu_physical_memory_get_dirty(page
, VGA_DIRTY_FLAG
);
157 for (off
= 0; off
< TARGET_PAGE_SIZE
* 4; off
+= TARGET_PAGE_SIZE
) {
158 ret
|= cpu_physical_memory_get_dirty(page24
+ off
, VGA_DIRTY_FLAG
);
159 ret
|= cpu_physical_memory_get_dirty(cpage
+ off
, VGA_DIRTY_FLAG
);
164 static inline void reset_dirty(TCXState
*ts
, ram_addr_t page_min
,
165 ram_addr_t page_max
, ram_addr_t page24
,
168 cpu_physical_memory_reset_dirty(page_min
, page_max
+ TARGET_PAGE_SIZE
,
170 page_min
-= ts
->vram_offset
;
171 page_max
-= ts
->vram_offset
;
172 cpu_physical_memory_reset_dirty(page24
+ page_min
* 4,
173 page24
+ page_max
* 4 + TARGET_PAGE_SIZE
,
175 cpu_physical_memory_reset_dirty(cpage
+ page_min
* 4,
176 cpage
+ page_max
* 4 + TARGET_PAGE_SIZE
,
180 /* Fixed line length 1024 allows us to do nice tricks not possible on
182 static void tcx_update_display(void *opaque
)
184 TCXState
*ts
= opaque
;
185 ram_addr_t page
, page_min
, page_max
;
186 int y
, y_start
, dd
, ds
;
188 void (*f
)(TCXState
*s1
, uint8_t *dst
, const uint8_t *src
, int width
);
190 if (ds_get_bits_per_pixel(ts
->ds
) == 0)
192 page
= ts
->vram_offset
;
194 page_min
= 0xffffffff;
196 d
= ds_get_data(ts
->ds
);
198 dd
= ds_get_linesize(ts
->ds
);
201 switch (ds_get_bits_per_pixel(ts
->ds
)) {
217 for(y
= 0; y
< ts
->height
; y
+= 4, page
+= TARGET_PAGE_SIZE
) {
218 if (cpu_physical_memory_get_dirty(page
, VGA_DIRTY_FLAG
)) {
225 f(ts
, d
, s
, ts
->width
);
228 f(ts
, d
, s
, ts
->width
);
231 f(ts
, d
, s
, ts
->width
);
234 f(ts
, d
, s
, ts
->width
);
239 /* flush to display */
240 dpy_update(ts
->ds
, 0, y_start
,
241 ts
->width
, y
- y_start
);
249 /* flush to display */
250 dpy_update(ts
->ds
, 0, y_start
,
251 ts
->width
, y
- y_start
);
253 /* reset modified pages */
254 if (page_min
<= page_max
) {
255 cpu_physical_memory_reset_dirty(page_min
, page_max
+ TARGET_PAGE_SIZE
,
260 static void tcx24_update_display(void *opaque
)
262 TCXState
*ts
= opaque
;
263 ram_addr_t page
, page_min
, page_max
, cpage
, page24
;
264 int y
, y_start
, dd
, ds
;
266 uint32_t *cptr
, *s24
;
268 if (ds_get_bits_per_pixel(ts
->ds
) != 32)
270 page
= ts
->vram_offset
;
271 page24
= ts
->vram24_offset
;
272 cpage
= ts
->cplane_offset
;
274 page_min
= 0xffffffff;
276 d
= ds_get_data(ts
->ds
);
280 dd
= ds_get_linesize(ts
->ds
);
283 for(y
= 0; y
< ts
->height
; y
+= 4, page
+= TARGET_PAGE_SIZE
,
284 page24
+= TARGET_PAGE_SIZE
, cpage
+= TARGET_PAGE_SIZE
) {
285 if (check_dirty(page
, page24
, cpage
)) {
292 tcx24_draw_line32(ts
, d
, s
, ts
->width
, cptr
, s24
);
297 tcx24_draw_line32(ts
, d
, s
, ts
->width
, cptr
, s24
);
302 tcx24_draw_line32(ts
, d
, s
, ts
->width
, cptr
, s24
);
307 tcx24_draw_line32(ts
, d
, s
, ts
->width
, cptr
, s24
);
314 /* flush to display */
315 dpy_update(ts
->ds
, 0, y_start
,
316 ts
->width
, y
- y_start
);
326 /* flush to display */
327 dpy_update(ts
->ds
, 0, y_start
,
328 ts
->width
, y
- y_start
);
330 /* reset modified pages */
331 if (page_min
<= page_max
) {
332 reset_dirty(ts
, page_min
, page_max
, page24
, cpage
);
336 static void tcx_invalidate_display(void *opaque
)
338 TCXState
*s
= opaque
;
341 for (i
= 0; i
< MAXX
*MAXY
; i
+= TARGET_PAGE_SIZE
) {
342 cpu_physical_memory_set_dirty(s
->vram_offset
+ i
);
346 static void tcx24_invalidate_display(void *opaque
)
348 TCXState
*s
= opaque
;
351 tcx_invalidate_display(s
);
352 for (i
= 0; i
< MAXX
*MAXY
* 4; i
+= TARGET_PAGE_SIZE
) {
353 cpu_physical_memory_set_dirty(s
->vram24_offset
+ i
);
354 cpu_physical_memory_set_dirty(s
->cplane_offset
+ i
);
358 static void tcx_save(QEMUFile
*f
, void *opaque
)
360 TCXState
*s
= opaque
;
362 qemu_put_be16s(f
, &s
->height
);
363 qemu_put_be16s(f
, &s
->width
);
364 qemu_put_be16s(f
, &s
->depth
);
365 qemu_put_buffer(f
, s
->r
, 256);
366 qemu_put_buffer(f
, s
->g
, 256);
367 qemu_put_buffer(f
, s
->b
, 256);
368 qemu_put_8s(f
, &s
->dac_index
);
369 qemu_put_8s(f
, &s
->dac_state
);
372 static int tcx_load(QEMUFile
*f
, void *opaque
, int version_id
)
374 TCXState
*s
= opaque
;
377 if (version_id
!= 3 && version_id
!= 4)
380 if (version_id
== 3) {
381 qemu_get_be32s(f
, &dummy
);
382 qemu_get_be32s(f
, &dummy
);
383 qemu_get_be32s(f
, &dummy
);
385 qemu_get_be16s(f
, &s
->height
);
386 qemu_get_be16s(f
, &s
->width
);
387 qemu_get_be16s(f
, &s
->depth
);
388 qemu_get_buffer(f
, s
->r
, 256);
389 qemu_get_buffer(f
, s
->g
, 256);
390 qemu_get_buffer(f
, s
->b
, 256);
391 qemu_get_8s(f
, &s
->dac_index
);
392 qemu_get_8s(f
, &s
->dac_state
);
393 update_palette_entries(s
, 0, 256);
395 tcx24_invalidate_display(s
);
397 tcx_invalidate_display(s
);
402 static void tcx_reset(void *opaque
)
404 TCXState
*s
= opaque
;
406 /* Initialize palette */
407 memset(s
->r
, 0, 256);
408 memset(s
->g
, 0, 256);
409 memset(s
->b
, 0, 256);
410 s
->r
[255] = s
->g
[255] = s
->b
[255] = 255;
411 update_palette_entries(s
, 0, 256);
412 memset(s
->vram
, 0, MAXX
*MAXY
);
413 cpu_physical_memory_reset_dirty(s
->vram_offset
, s
->vram_offset
+
414 MAXX
* MAXY
* (1 + 4 + 4), VGA_DIRTY_FLAG
);
419 static uint32_t tcx_dac_readl(void *opaque
, target_phys_addr_t addr
)
424 static void tcx_dac_writel(void *opaque
, target_phys_addr_t addr
, uint32_t val
)
426 TCXState
*s
= opaque
;
430 s
->dac_index
= val
>> 24;
434 switch (s
->dac_state
) {
436 s
->r
[s
->dac_index
] = val
>> 24;
437 update_palette_entries(s
, s
->dac_index
, s
->dac_index
+ 1);
441 s
->g
[s
->dac_index
] = val
>> 24;
442 update_palette_entries(s
, s
->dac_index
, s
->dac_index
+ 1);
446 s
->b
[s
->dac_index
] = val
>> 24;
447 update_palette_entries(s
, s
->dac_index
, s
->dac_index
+ 1);
448 s
->dac_index
= (s
->dac_index
+ 1) & 255; // Index autoincrement
460 static CPUReadMemoryFunc
*tcx_dac_read
[3] = {
466 static CPUWriteMemoryFunc
*tcx_dac_write
[3] = {
472 static uint32_t tcx_dummy_readl(void *opaque
, target_phys_addr_t addr
)
477 static void tcx_dummy_writel(void *opaque
, target_phys_addr_t addr
,
482 static CPUReadMemoryFunc
*tcx_dummy_read
[3] = {
488 static CPUWriteMemoryFunc
*tcx_dummy_write
[3] = {
494 void tcx_init(DisplayState
*ds
, target_phys_addr_t addr
, uint8_t *vram_base
,
495 unsigned long vram_offset
, int vram_size
, int width
, int height
,
499 int io_memory
, dummy_memory
;
502 s
= qemu_mallocz(sizeof(TCXState
));
507 s
->vram_offset
= vram_offset
;
515 cpu_register_physical_memory(addr
+ 0x00800000ULL
, size
, vram_offset
);
519 io_memory
= cpu_register_io_memory(0, tcx_dac_read
, tcx_dac_write
, s
);
520 cpu_register_physical_memory(addr
+ 0x00200000ULL
, TCX_DAC_NREGS
,
523 dummy_memory
= cpu_register_io_memory(0, tcx_dummy_read
, tcx_dummy_write
,
525 cpu_register_physical_memory(addr
+ 0x00700000ULL
, TCX_TEC_NREGS
,
529 size
= vram_size
* 4;
530 s
->vram24
= (uint32_t *)vram_base
;
531 s
->vram24_offset
= vram_offset
;
532 cpu_register_physical_memory(addr
+ 0x02000000ULL
, size
, vram_offset
);
537 size
= vram_size
* 4;
538 s
->cplane
= (uint32_t *)vram_base
;
539 s
->cplane_offset
= vram_offset
;
540 cpu_register_physical_memory(addr
+ 0x0a000000ULL
, size
, vram_offset
);
541 s
->console
= graphic_console_init(s
->ds
, tcx24_update_display
,
542 tcx24_invalidate_display
,
543 tcx24_screen_dump
, NULL
, s
);
545 cpu_register_physical_memory(addr
+ 0x00300000ULL
, TCX_THC_NREGS_8
,
547 s
->console
= graphic_console_init(s
->ds
, tcx_update_display
,
548 tcx_invalidate_display
,
549 tcx_screen_dump
, NULL
, s
);
551 // NetBSD writes here even with 8-bit display
552 cpu_register_physical_memory(addr
+ 0x00301000ULL
, TCX_THC_NREGS_24
,
555 register_savevm("tcx", addr
, 4, tcx_save
, tcx_load
, s
);
556 qemu_register_reset(tcx_reset
, s
);
558 qemu_console_resize(s
->console
, width
, height
);
561 static void tcx_screen_dump(void *opaque
, const char *filename
)
563 TCXState
*s
= opaque
;
568 f
= fopen(filename
, "wb");
571 fprintf(f
, "P6\n%d %d\n%d\n", s
->width
, s
->height
, 255);
573 for(y
= 0; y
< s
->height
; y
++) {
575 for(x
= 0; x
< s
->width
; x
++) {
588 static void tcx24_screen_dump(void *opaque
, const char *filename
)
590 TCXState
*s
= opaque
;
593 uint32_t *s24
, *cptr
, dval
;
596 f
= fopen(filename
, "wb");
599 fprintf(f
, "P6\n%d %d\n%d\n", s
->width
, s
->height
, 255);
603 for(y
= 0; y
< s
->height
; y
++) {
605 for(x
= 0; x
< s
->width
; x
++, d
++, s24
++) {
606 if ((*cptr
++ & 0xff000000) == 0x03000000) { // 24-bit direct
607 dval
= *s24
& 0x00ffffff;
608 fputc((dval
>> 16) & 0xff, f
);
609 fputc((dval
>> 8) & 0xff, f
);
610 fputc(dval
& 0xff, f
);