]>
git.proxmox.com Git - mirror_qemu.git/blob - include/hw/riscv/virt.h
3d875305d30d867efa45010b4833ca473bcfd9e1
2 * QEMU RISC-V VirtIO machine interface
4 * Copyright (c) 2017 SiFive, Inc.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2 or later, as published by the Free Software Foundation.
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * You should have received a copy of the GNU General Public License along with
16 * this program. If not, see <http://www.gnu.org/licenses/>.
19 #ifndef HW_RISCV_VIRT_H
20 #define HW_RISCV_VIRT_H
22 #include "hw/riscv/riscv_hart.h"
23 #include "hw/sysbus.h"
25 #define TYPE_RISCV_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
26 #define RISCV_VIRT_MACHINE(obj) \
27 OBJECT_CHECK(RISCVVirtState, (obj), TYPE_RISCV_VIRT_MACHINE)
34 RISCVHartArrayState soc
;
57 VIRTIO_IRQ
= 1, /* 1 to 8 */
59 PCIE_IRQ
= 0x20, /* 32 to 35 */
60 VIRTIO_NDEV
= 0x35 /* Arbitrary maximum number of interrupts */
63 #define VIRT_PLIC_HART_CONFIG "MS"
64 #define VIRT_PLIC_NUM_SOURCES 127
65 #define VIRT_PLIC_NUM_PRIORITIES 7
66 #define VIRT_PLIC_PRIORITY_BASE 0x04
67 #define VIRT_PLIC_PENDING_BASE 0x1000
68 #define VIRT_PLIC_ENABLE_BASE 0x2000
69 #define VIRT_PLIC_ENABLE_STRIDE 0x80
70 #define VIRT_PLIC_CONTEXT_BASE 0x200000
71 #define VIRT_PLIC_CONTEXT_STRIDE 0x1000
73 #define FDT_PCI_ADDR_CELLS 3
74 #define FDT_PCI_INT_CELLS 1
75 #define FDT_PLIC_ADDR_CELLS 0
76 #define FDT_PLIC_INT_CELLS 1
77 #define FDT_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + 1 + \
78 FDT_PLIC_ADDR_CELLS + FDT_PLIC_INT_CELLS)
80 #if defined(TARGET_RISCV32)
81 #define VIRT_CPU TYPE_RISCV_CPU_BASE32
82 #elif defined(TARGET_RISCV64)
83 #define VIRT_CPU TYPE_RISCV_CPU_BASE64