]> git.proxmox.com Git - mirror_qemu.git/blob - linux-user/main.c
projects / mirror_qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
suppressed tgetx and tputx (initial patch by Thayne Harbaugh)
[mirror_qemu.git] / linux-user / main.c
1 /*
2 * qemu user main
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19 */
20 #include <stdlib.h>
21 #include <stdio.h>
22 #include <stdarg.h>
23 #include <string.h>
24 #include <errno.h>
25 #include <unistd.h>
26
27 #include "qemu.h"
28
29 #define DEBUG_LOGFILE "/tmp/qemu.log"
30
31 static const char *interp_prefix = CONFIG_QEMU_PREFIX;
32 const char *qemu_uname_release = CONFIG_UNAME_RELEASE;
33
34 #if defined(__i386__) && !defined(CONFIG_STATIC)
35 /* Force usage of an ELF interpreter even if it is an ELF shared
36 object ! */
37 const char interp[] __attribute__((section(".interp"))) = "/lib/ld-linux.so.2";
38 #endif
39
40 /* for recent libc, we add these dummy symbols which are not declared
41 when generating a linked object (bug in ld ?) */
42 #if (__GLIBC__ > 2 || (__GLIBC__ == 2 && __GLIBC_MINOR__ >= 3)) && !defined(CONFIG_STATIC)
43 asm(".globl __preinit_array_start\n"
44 ".globl __preinit_array_end\n"
45 ".globl __init_array_start\n"
46 ".globl __init_array_end\n"
47 ".globl __fini_array_start\n"
48 ".globl __fini_array_end\n"
49 ".section \".rodata\"\n"
50 "__preinit_array_start:\n"
51 "__preinit_array_end:\n"
52 "__init_array_start:\n"
53 "__init_array_end:\n"
54 "__fini_array_start:\n"
55 "__fini_array_end:\n"
56 ".long 0\n");
57 #endif
58
59 /* XXX: on x86 MAP_GROWSDOWN only works if ESP <= address + 32, so
60 we allocate a bigger stack. Need a better solution, for example
61 by remapping the process stack directly at the right place */
62 unsigned long x86_stack_size = 512 * 1024;
63
64 void gemu_log(const char *fmt, ...)
65 {
66 va_list ap;
67
68 va_start(ap, fmt);
69 vfprintf(stderr, fmt, ap);
70 va_end(ap);
71 }
72
73 void cpu_outb(CPUState *env, int addr, int val)
74 {
75 fprintf(stderr, "outb: port=0x%04x, data=%02x\n", addr, val);
76 }
77
78 void cpu_outw(CPUState *env, int addr, int val)
79 {
80 fprintf(stderr, "outw: port=0x%04x, data=%04x\n", addr, val);
81 }
82
83 void cpu_outl(CPUState *env, int addr, int val)
84 {
85 fprintf(stderr, "outl: port=0x%04x, data=%08x\n", addr, val);
86 }
87
88 int cpu_inb(CPUState *env, int addr)
89 {
90 fprintf(stderr, "inb: port=0x%04x\n", addr);
91 return 0;
92 }
93
94 int cpu_inw(CPUState *env, int addr)
95 {
96 fprintf(stderr, "inw: port=0x%04x\n", addr);
97 return 0;
98 }
99
100 int cpu_inl(CPUState *env, int addr)
101 {
102 fprintf(stderr, "inl: port=0x%04x\n", addr);
103 return 0;
104 }
105
106 int cpu_get_pic_interrupt(CPUState *env)
107 {
108 return -1;
109 }
110
111 /* timers for rdtsc */
112
113 #if 0
114
115 static uint64_t emu_time;
116
117 int64_t cpu_get_real_ticks(void)
118 {
119 return emu_time++;
120 }
121
122 #endif
123
124 #ifdef TARGET_I386
125 /***********************************************************/
126 /* CPUX86 core interface */
127
128 void cpu_smm_update(CPUState *env)
129 {
130 }
131
132 uint64_t cpu_get_tsc(CPUX86State *env)
133 {
134 return cpu_get_real_ticks();
135 }
136
137 static void write_dt(void *ptr, unsigned long addr, unsigned long limit,
138 int flags)
139 {
140 unsigned int e1, e2;
141 uint32_t *p;
142 e1 = (addr << 16) | (limit & 0xffff);
143 e2 = ((addr >> 16) & 0xff) | (addr & 0xff000000) | (limit & 0x000f0000);
144 e2 |= flags;
145 p = ptr;
146 p[0] = tswapl(e1);
147 p[1] = tswapl(e2);
148 }
149
150 #if TARGET_X86_64
151 uint64_t idt_table[512];
152
153 static void set_gate64(void *ptr, unsigned int type, unsigned int dpl,
154 uint64_t addr, unsigned int sel)
155 {
156 uint32_t *p, e1, e2;
157 e1 = (addr & 0xffff) | (sel << 16);
158 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
159 p = ptr;
160 p[0] = tswap32(e1);
161 p[1] = tswap32(e2);
162 p[2] = tswap32(addr >> 32);
163 p[3] = 0;
164 }
165 /* only dpl matters as we do only user space emulation */
166 static void set_idt(int n, unsigned int dpl)
167 {
168 set_gate64(idt_table + n * 2, 0, dpl, 0, 0);
169 }
170 #else
171 uint64_t idt_table[256];
172
173 static void set_gate(void *ptr, unsigned int type, unsigned int dpl,
174 uint32_t addr, unsigned int sel)
175 {
176 uint32_t *p, e1, e2;
177 e1 = (addr & 0xffff) | (sel << 16);
178 e2 = (addr & 0xffff0000) | 0x8000 | (dpl << 13) | (type << 8);
179 p = ptr;
180 p[0] = tswap32(e1);
181 p[1] = tswap32(e2);
182 }
183
184 /* only dpl matters as we do only user space emulation */
185 static void set_idt(int n, unsigned int dpl)
186 {
187 set_gate(idt_table + n, 0, dpl, 0, 0);
188 }
189 #endif
190
191 void cpu_loop(CPUX86State *env)
192 {
193 int trapnr;
194 abi_ulong pc;
195 target_siginfo_t info;
196
197 for(;;) {
198 trapnr = cpu_x86_exec(env);
199 switch(trapnr) {
200 case 0x80:
201 /* linux syscall from int $0x80 */
202 env->regs[R_EAX] = do_syscall(env,
203 env->regs[R_EAX],
204 env->regs[R_EBX],
205 env->regs[R_ECX],
206 env->regs[R_EDX],
207 env->regs[R_ESI],
208 env->regs[R_EDI],
209 env->regs[R_EBP]);
210 break;
211 #ifndef TARGET_ABI32
212 case EXCP_SYSCALL:
213 /* linux syscall from syscall intruction */
214 env->regs[R_EAX] = do_syscall(env,
215 env->regs[R_EAX],
216 env->regs[R_EDI],
217 env->regs[R_ESI],
218 env->regs[R_EDX],
219 env->regs[10],
220 env->regs[8],
221 env->regs[9]);
222 env->eip = env->exception_next_eip;
223 break;
224 #endif
225 case EXCP0B_NOSEG:
226 case EXCP0C_STACK:
227 info.si_signo = SIGBUS;
228 info.si_errno = 0;
229 info.si_code = TARGET_SI_KERNEL;
230 info._sifields._sigfault._addr = 0;
231 queue_signal(info.si_signo, &info);
232 break;
233 case EXCP0D_GPF:
234 /* XXX: potential problem if ABI32 */
235 #ifndef TARGET_X86_64
236 if (env->eflags & VM_MASK) {
237 handle_vm86_fault(env);
238 } else
239 #endif
240 {
241 info.si_signo = SIGSEGV;
242 info.si_errno = 0;
243 info.si_code = TARGET_SI_KERNEL;
244 info._sifields._sigfault._addr = 0;
245 queue_signal(info.si_signo, &info);
246 }
247 break;
248 case EXCP0E_PAGE:
249 info.si_signo = SIGSEGV;
250 info.si_errno = 0;
251 if (!(env->error_code & 1))
252 info.si_code = TARGET_SEGV_MAPERR;
253 else
254 info.si_code = TARGET_SEGV_ACCERR;
255 info._sifields._sigfault._addr = env->cr[2];
256 queue_signal(info.si_signo, &info);
257 break;
258 case EXCP00_DIVZ:
259 #ifndef TARGET_X86_64
260 if (env->eflags & VM_MASK) {
261 handle_vm86_trap(env, trapnr);
262 } else
263 #endif
264 {
265 /* division by zero */
266 info.si_signo = SIGFPE;
267 info.si_errno = 0;
268 info.si_code = TARGET_FPE_INTDIV;
269 info._sifields._sigfault._addr = env->eip;
270 queue_signal(info.si_signo, &info);
271 }
272 break;
273 case EXCP01_SSTP:
274 case EXCP03_INT3:
275 #ifndef TARGET_X86_64
276 if (env->eflags & VM_MASK) {
277 handle_vm86_trap(env, trapnr);
278 } else
279 #endif
280 {
281 info.si_signo = SIGTRAP;
282 info.si_errno = 0;
283 if (trapnr == EXCP01_SSTP) {
284 info.si_code = TARGET_TRAP_BRKPT;
285 info._sifields._sigfault._addr = env->eip;
286 } else {
287 info.si_code = TARGET_SI_KERNEL;
288 info._sifields._sigfault._addr = 0;
289 }
290 queue_signal(info.si_signo, &info);
291 }
292 break;
293 case EXCP04_INTO:
294 case EXCP05_BOUND:
295 #ifndef TARGET_X86_64
296 if (env->eflags & VM_MASK) {
297 handle_vm86_trap(env, trapnr);
298 } else
299 #endif
300 {
301 info.si_signo = SIGSEGV;
302 info.si_errno = 0;
303 info.si_code = TARGET_SI_KERNEL;
304 info._sifields._sigfault._addr = 0;
305 queue_signal(info.si_signo, &info);
306 }
307 break;
308 case EXCP06_ILLOP:
309 info.si_signo = SIGILL;
310 info.si_errno = 0;
311 info.si_code = TARGET_ILL_ILLOPN;
312 info._sifields._sigfault._addr = env->eip;
313 queue_signal(info.si_signo, &info);
314 break;
315 case EXCP_INTERRUPT:
316 /* just indicate that signals should be handled asap */
317 break;
318 case EXCP_DEBUG:
319 {
320 int sig;
321
322 sig = gdb_handlesig (env, TARGET_SIGTRAP);
323 if (sig)
324 {
325 info.si_signo = sig;
326 info.si_errno = 0;
327 info.si_code = TARGET_TRAP_BRKPT;
328 queue_signal(info.si_signo, &info);
329 }
330 }
331 break;
332 default:
333 pc = env->segs[R_CS].base + env->eip;
334 fprintf(stderr, "qemu: 0x%08lx: unhandled CPU exception 0x%x - aborting\n",
335 (long)pc, trapnr);
336 abort();
337 }
338 process_pending_signals(env);
339 }
340 }
341 #endif
342
343 #ifdef TARGET_ARM
344
345 /* XXX: find a better solution */
346 extern void tb_invalidate_page_range(abi_ulong start, abi_ulong end);
347
348 static void arm_cache_flush(abi_ulong start, abi_ulong last)
349 {
350 abi_ulong addr, last1;
351
352 if (last < start)
353 return;
354 addr = start;
355 for(;;) {
356 last1 = ((addr + TARGET_PAGE_SIZE) & TARGET_PAGE_MASK) - 1;
357 if (last1 > last)
358 last1 = last;
359 tb_invalidate_page_range(addr, last1 + 1);
360 if (last1 == last)
361 break;
362 addr = last1 + 1;
363 }
364 }
365
366 void cpu_loop(CPUARMState *env)
367 {
368 int trapnr;
369 unsigned int n, insn;
370 target_siginfo_t info;
371 uint32_t addr;
372
373 for(;;) {
374 trapnr = cpu_arm_exec(env);
375 switch(trapnr) {
376 case EXCP_UDEF:
377 {
378 TaskState *ts = env->opaque;
379 uint32_t opcode;
380
381 /* we handle the FPU emulation here, as Linux */
382 /* we get the opcode */
383 /* FIXME - what to do if get_user() fails? */
384 get_user_u32(opcode, env->regs[15]);
385
386 if (EmulateAll(opcode, &ts->fpa, env) == 0) {
387 info.si_signo = SIGILL;
388 info.si_errno = 0;
389 info.si_code = TARGET_ILL_ILLOPN;
390 info._sifields._sigfault._addr = env->regs[15];
391 queue_signal(info.si_signo, &info);
392 } else {
393 /* increment PC */
394 env->regs[15] += 4;
395 }
396 }
397 break;
398 case EXCP_SWI:
399 case EXCP_BKPT:
400 {
401 env->eabi = 1;
402 /* system call */
403 if (trapnr == EXCP_BKPT) {
404 if (env->thumb) {
405 /* FIXME - what to do if get_user() fails? */
406 get_user_u16(insn, env->regs[15]);
407 n = insn & 0xff;
408 env->regs[15] += 2;
409 } else {
410 /* FIXME - what to do if get_user() fails? */
411 get_user_u32(insn, env->regs[15]);
412 n = (insn & 0xf) | ((insn >> 4) & 0xff0);
413 env->regs[15] += 4;
414 }
415 } else {
416 if (env->thumb) {
417 /* FIXME - what to do if get_user() fails? */
418 get_user_u16(insn, env->regs[15] - 2);
419 n = insn & 0xff;
420 } else {
421 /* FIXME - what to do if get_user() fails? */
422 get_user_u32(insn, env->regs[15] - 4);
423 n = insn & 0xffffff;
424 }
425 }
426
427 if (n == ARM_NR_cacheflush) {
428 arm_cache_flush(env->regs[0], env->regs[1]);
429 } else if (n == ARM_NR_semihosting
430 || n == ARM_NR_thumb_semihosting) {
431 env->regs[0] = do_arm_semihosting (env);
432 } else if (n == 0 || n >= ARM_SYSCALL_BASE
433 || (env->thumb && n == ARM_THUMB_SYSCALL)) {
434 /* linux syscall */
435 if (env->thumb || n == 0) {
436 n = env->regs[7];
437 } else {
438 n -= ARM_SYSCALL_BASE;
439 env->eabi = 0;
440 }
441 env->regs[0] = do_syscall(env,
442 n,
443 env->regs[0],
444 env->regs[1],
445 env->regs[2],
446 env->regs[3],
447 env->regs[4],
448 env->regs[5]);
449 } else {
450 goto error;
451 }
452 }
453 break;
454 case EXCP_INTERRUPT:
455 /* just indicate that signals should be handled asap */
456 break;
457 case EXCP_PREFETCH_ABORT:
458 addr = env->cp15.c6_data;
459 goto do_segv;
460 case EXCP_DATA_ABORT:
461 addr = env->cp15.c6_insn;
462 goto do_segv;
463 do_segv:
464 {
465 info.si_signo = SIGSEGV;
466 info.si_errno = 0;
467 /* XXX: check env->error_code */
468 info.si_code = TARGET_SEGV_MAPERR;
469 info._sifields._sigfault._addr = addr;
470 queue_signal(info.si_signo, &info);
471 }
472 break;
473 case EXCP_DEBUG:
474 {
475 int sig;
476
477 sig = gdb_handlesig (env, TARGET_SIGTRAP);
478 if (sig)
479 {
480 info.si_signo = sig;
481 info.si_errno = 0;
482 info.si_code = TARGET_TRAP_BRKPT;
483 queue_signal(info.si_signo, &info);
484 }
485 }
486 break;
487 default:
488 error:
489 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
490 trapnr);
491 cpu_dump_state(env, stderr, fprintf, 0);
492 abort();
493 }
494 process_pending_signals(env);
495 }
496 }
497
498 #endif
499
500 #ifdef TARGET_SPARC
501
502 //#define DEBUG_WIN
503
504 /* WARNING: dealing with register windows _is_ complicated. More info
505 can be found at http://www.sics.se/~psm/sparcstack.html */
506 static inline int get_reg_index(CPUSPARCState *env, int cwp, int index)
507 {
508 index = (index + cwp * 16) & (16 * NWINDOWS - 1);
509 /* wrap handling : if cwp is on the last window, then we use the
510 registers 'after' the end */
511 if (index < 8 && env->cwp == (NWINDOWS - 1))
512 index += (16 * NWINDOWS);
513 return index;
514 }
515
516 /* save the register window 'cwp1' */
517 static inline void save_window_offset(CPUSPARCState *env, int cwp1)
518 {
519 unsigned int i;
520 abi_ulong sp_ptr;
521
522 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
523 #if defined(DEBUG_WIN)
524 printf("win_overflow: sp_ptr=0x%x save_cwp=%d\n",
525 (int)sp_ptr, cwp1);
526 #endif
527 for(i = 0; i < 16; i++) {
528 /* FIXME - what to do if put_user() fails? */
529 put_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
530 sp_ptr += sizeof(abi_ulong);
531 }
532 }
533
534 static void save_window(CPUSPARCState *env)
535 {
536 #ifndef TARGET_SPARC64
537 unsigned int new_wim;
538 new_wim = ((env->wim >> 1) | (env->wim << (NWINDOWS - 1))) &
539 ((1LL << NWINDOWS) - 1);
540 save_window_offset(env, (env->cwp - 2) & (NWINDOWS - 1));
541 env->wim = new_wim;
542 #else
543 save_window_offset(env, (env->cwp - 2) & (NWINDOWS - 1));
544 env->cansave++;
545 env->canrestore--;
546 #endif
547 }
548
549 static void restore_window(CPUSPARCState *env)
550 {
551 unsigned int new_wim, i, cwp1;
552 abi_ulong sp_ptr;
553
554 new_wim = ((env->wim << 1) | (env->wim >> (NWINDOWS - 1))) &
555 ((1LL << NWINDOWS) - 1);
556
557 /* restore the invalid window */
558 cwp1 = (env->cwp + 1) & (NWINDOWS - 1);
559 sp_ptr = env->regbase[get_reg_index(env, cwp1, 6)];
560 #if defined(DEBUG_WIN)
561 printf("win_underflow: sp_ptr=0x%x load_cwp=%d\n",
562 (int)sp_ptr, cwp1);
563 #endif
564 for(i = 0; i < 16; i++) {
565 /* FIXME - what to do if get_user() fails? */
566 get_user_ual(env->regbase[get_reg_index(env, cwp1, 8 + i)], sp_ptr);
567 sp_ptr += sizeof(abi_ulong);
568 }
569 env->wim = new_wim;
570 #ifdef TARGET_SPARC64
571 env->canrestore++;
572 if (env->cleanwin < NWINDOWS - 1)
573 env->cleanwin++;
574 env->cansave--;
575 #endif
576 }
577
578 static void flush_windows(CPUSPARCState *env)
579 {
580 int offset, cwp1;
581
582 offset = 1;
583 for(;;) {
584 /* if restore would invoke restore_window(), then we can stop */
585 cwp1 = (env->cwp + offset) & (NWINDOWS - 1);
586 if (env->wim & (1 << cwp1))
587 break;
588 save_window_offset(env, cwp1);
589 offset++;
590 }
591 /* set wim so that restore will reload the registers */
592 cwp1 = (env->cwp + 1) & (NWINDOWS - 1);
593 env->wim = 1 << cwp1;
594 #if defined(DEBUG_WIN)
595 printf("flush_windows: nb=%d\n", offset - 1);
596 #endif
597 }
598
599 void cpu_loop (CPUSPARCState *env)
600 {
601 int trapnr, ret;
602 target_siginfo_t info;
603
604 while (1) {
605 trapnr = cpu_sparc_exec (env);
606
607 switch (trapnr) {
608 #ifndef TARGET_SPARC64
609 case 0x88:
610 case 0x90:
611 #else
612 case 0x110:
613 case 0x16d:
614 #endif
615 ret = do_syscall (env, env->gregs[1],
616 env->regwptr[0], env->regwptr[1],
617 env->regwptr[2], env->regwptr[3],
618 env->regwptr[4], env->regwptr[5]);
619 if ((unsigned int)ret >= (unsigned int)(-515)) {
620 #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
621 env->xcc |= PSR_CARRY;
622 #else
623 env->psr |= PSR_CARRY;
624 #endif
625 ret = -ret;
626 } else {
627 #if defined(TARGET_SPARC64) && !defined(TARGET_ABI32)
628 env->xcc &= ~PSR_CARRY;
629 #else
630 env->psr &= ~PSR_CARRY;
631 #endif
632 }
633 env->regwptr[0] = ret;
634 /* next instruction */
635 env->pc = env->npc;
636 env->npc = env->npc + 4;
637 break;
638 case 0x83: /* flush windows */
639 #ifdef TARGET_ABI32
640 case 0x103:
641 #endif
642 flush_windows(env);
643 /* next instruction */
644 env->pc = env->npc;
645 env->npc = env->npc + 4;
646 break;
647 #ifndef TARGET_SPARC64
648 case TT_WIN_OVF: /* window overflow */
649 save_window(env);
650 break;
651 case TT_WIN_UNF: /* window underflow */
652 restore_window(env);
653 break;
654 case TT_TFAULT:
655 case TT_DFAULT:
656 {
657 info.si_signo = SIGSEGV;
658 info.si_errno = 0;
659 /* XXX: check env->error_code */
660 info.si_code = TARGET_SEGV_MAPERR;
661 info._sifields._sigfault._addr = env->mmuregs[4];
662 queue_signal(info.si_signo, &info);
663 }
664 break;
665 #else
666 case TT_SPILL: /* window overflow */
667 save_window(env);
668 break;
669 case TT_FILL: /* window underflow */
670 restore_window(env);
671 break;
672 case TT_TFAULT:
673 case TT_DFAULT:
674 {
675 info.si_signo = SIGSEGV;
676 info.si_errno = 0;
677 /* XXX: check env->error_code */
678 info.si_code = TARGET_SEGV_MAPERR;
679 if (trapnr == TT_DFAULT)
680 info._sifields._sigfault._addr = env->dmmuregs[4];
681 else
682 info._sifields._sigfault._addr = env->tpc[env->tl];
683 queue_signal(info.si_signo, &info);
684 }
685 break;
686 #ifndef TARGET_ABI32
687 case 0x16e:
688 flush_windows(env);
689 sparc64_get_context(env);
690 break;
691 case 0x16f:
692 flush_windows(env);
693 sparc64_set_context(env);
694 break;
695 #endif
696 #endif
697 case EXCP_INTERRUPT:
698 /* just indicate that signals should be handled asap */
699 break;
700 case EXCP_DEBUG:
701 {
702 int sig;
703
704 sig = gdb_handlesig (env, TARGET_SIGTRAP);
705 if (sig)
706 {
707 info.si_signo = sig;
708 info.si_errno = 0;
709 info.si_code = TARGET_TRAP_BRKPT;
710 queue_signal(info.si_signo, &info);
711 }
712 }
713 break;
714 default:
715 printf ("Unhandled trap: 0x%x\n", trapnr);
716 cpu_dump_state(env, stderr, fprintf, 0);
717 exit (1);
718 }
719 process_pending_signals (env);
720 }
721 }
722
723 #endif
724
725 #ifdef TARGET_PPC
726 static inline uint64_t cpu_ppc_get_tb (CPUState *env)
727 {
728 /* TO FIX */
729 return 0;
730 }
731
732 uint32_t cpu_ppc_load_tbl (CPUState *env)
733 {
734 return cpu_ppc_get_tb(env) & 0xFFFFFFFF;
735 }
736
737 uint32_t cpu_ppc_load_tbu (CPUState *env)
738 {
739 return cpu_ppc_get_tb(env) >> 32;
740 }
741
742 uint32_t cpu_ppc_load_atbl (CPUState *env)
743 {
744 return cpu_ppc_get_tb(env) & 0xFFFFFFFF;
745 }
746
747 uint32_t cpu_ppc_load_atbu (CPUState *env)
748 {
749 return cpu_ppc_get_tb(env) >> 32;
750 }
751
752 uint32_t cpu_ppc601_load_rtcu (CPUState *env)
753 __attribute__ (( alias ("cpu_ppc_load_tbu") ));
754
755 uint32_t cpu_ppc601_load_rtcl (CPUState *env)
756 {
757 return cpu_ppc_load_tbl(env) & 0x3FFFFF80;
758 }
759
760 /* XXX: to be fixed */
761 int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, target_ulong *valp)
762 {
763 return -1;
764 }
765
766 int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, target_ulong val)
767 {
768 return -1;
769 }
770
771 #define EXCP_DUMP(env, fmt, args...) \
772 do { \
773 fprintf(stderr, fmt , ##args); \
774 cpu_dump_state(env, stderr, fprintf, 0); \
775 if (loglevel != 0) { \
776 fprintf(logfile, fmt , ##args); \
777 cpu_dump_state(env, logfile, fprintf, 0); \
778 } \
779 } while (0)
780
781 void cpu_loop(CPUPPCState *env)
782 {
783 target_siginfo_t info;
784 int trapnr;
785 uint32_t ret;
786
787 for(;;) {
788 trapnr = cpu_ppc_exec(env);
789 switch(trapnr) {
790 case POWERPC_EXCP_NONE:
791 /* Just go on */
792 break;
793 case POWERPC_EXCP_CRITICAL: /* Critical input */
794 cpu_abort(env, "Critical interrupt while in user mode. "
795 "Aborting\n");
796 break;
797 case POWERPC_EXCP_MCHECK: /* Machine check exception */
798 cpu_abort(env, "Machine check exception while in user mode. "
799 "Aborting\n");
800 break;
801 case POWERPC_EXCP_DSI: /* Data storage exception */
802 EXCP_DUMP(env, "Invalid data memory access: 0x" ADDRX "\n",
803 env->spr[SPR_DAR]);
804 /* XXX: check this. Seems bugged */
805 switch (env->error_code & 0xFF000000) {
806 case 0x40000000:
807 info.si_signo = TARGET_SIGSEGV;
808 info.si_errno = 0;
809 info.si_code = TARGET_SEGV_MAPERR;
810 break;
811 case 0x04000000:
812 info.si_signo = TARGET_SIGILL;
813 info.si_errno = 0;
814 info.si_code = TARGET_ILL_ILLADR;
815 break;
816 case 0x08000000:
817 info.si_signo = TARGET_SIGSEGV;
818 info.si_errno = 0;
819 info.si_code = TARGET_SEGV_ACCERR;
820 break;
821 default:
822 /* Let's send a regular segfault... */
823 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
824 env->error_code);
825 info.si_signo = TARGET_SIGSEGV;
826 info.si_errno = 0;
827 info.si_code = TARGET_SEGV_MAPERR;
828 break;
829 }
830 info._sifields._sigfault._addr = env->nip;
831 queue_signal(info.si_signo, &info);
832 break;
833 case POWERPC_EXCP_ISI: /* Instruction storage exception */
834 EXCP_DUMP(env, "Invalid instruction fetch: 0x\n" ADDRX "\n",
835 env->spr[SPR_SRR0]);
836 /* XXX: check this */
837 switch (env->error_code & 0xFF000000) {
838 case 0x40000000:
839 info.si_signo = TARGET_SIGSEGV;
840 info.si_errno = 0;
841 info.si_code = TARGET_SEGV_MAPERR;
842 break;
843 case 0x10000000:
844 case 0x08000000:
845 info.si_signo = TARGET_SIGSEGV;
846 info.si_errno = 0;
847 info.si_code = TARGET_SEGV_ACCERR;
848 break;
849 default:
850 /* Let's send a regular segfault... */
851 EXCP_DUMP(env, "Invalid segfault errno (%02x)\n",
852 env->error_code);
853 info.si_signo = TARGET_SIGSEGV;
854 info.si_errno = 0;
855 info.si_code = TARGET_SEGV_MAPERR;
856 break;
857 }
858 info._sifields._sigfault._addr = env->nip - 4;
859 queue_signal(info.si_signo, &info);
860 break;
861 case POWERPC_EXCP_EXTERNAL: /* External input */
862 cpu_abort(env, "External interrupt while in user mode. "
863 "Aborting\n");
864 break;
865 case POWERPC_EXCP_ALIGN: /* Alignment exception */
866 EXCP_DUMP(env, "Unaligned memory access\n");
867 /* XXX: check this */
868 info.si_signo = TARGET_SIGBUS;
869 info.si_errno = 0;
870 info.si_code = TARGET_BUS_ADRALN;
871 info._sifields._sigfault._addr = env->nip - 4;
872 queue_signal(info.si_signo, &info);
873 break;
874 case POWERPC_EXCP_PROGRAM: /* Program exception */
875 /* XXX: check this */
876 switch (env->error_code & ~0xF) {
877 case POWERPC_EXCP_FP:
878 EXCP_DUMP(env, "Floating point program exception\n");
879 info.si_signo = TARGET_SIGFPE;
880 info.si_errno = 0;
881 switch (env->error_code & 0xF) {
882 case POWERPC_EXCP_FP_OX:
883 info.si_code = TARGET_FPE_FLTOVF;
884 break;
885 case POWERPC_EXCP_FP_UX:
886 info.si_code = TARGET_FPE_FLTUND;
887 break;
888 case POWERPC_EXCP_FP_ZX:
889 case POWERPC_EXCP_FP_VXZDZ:
890 info.si_code = TARGET_FPE_FLTDIV;
891 break;
892 case POWERPC_EXCP_FP_XX:
893 info.si_code = TARGET_FPE_FLTRES;
894 break;
895 case POWERPC_EXCP_FP_VXSOFT:
896 info.si_code = TARGET_FPE_FLTINV;
897 break;
898 case POWERPC_EXCP_FP_VXSNAN:
899 case POWERPC_EXCP_FP_VXISI:
900 case POWERPC_EXCP_FP_VXIDI:
901 case POWERPC_EXCP_FP_VXIMZ:
902 case POWERPC_EXCP_FP_VXVC:
903 case POWERPC_EXCP_FP_VXSQRT:
904 case POWERPC_EXCP_FP_VXCVI:
905 info.si_code = TARGET_FPE_FLTSUB;
906 break;
907 default:
908 EXCP_DUMP(env, "Unknown floating point exception (%02x)\n",
909 env->error_code);
910 break;
911 }
912 break;
913 case POWERPC_EXCP_INVAL:
914 EXCP_DUMP(env, "Invalid instruction\n");
915 info.si_signo = TARGET_SIGILL;
916 info.si_errno = 0;
917 switch (env->error_code & 0xF) {
918 case POWERPC_EXCP_INVAL_INVAL:
919 info.si_code = TARGET_ILL_ILLOPC;
920 break;
921 case POWERPC_EXCP_INVAL_LSWX:
922 info.si_code = TARGET_ILL_ILLOPN;
923 break;
924 case POWERPC_EXCP_INVAL_SPR:
925 info.si_code = TARGET_ILL_PRVREG;
926 break;
927 case POWERPC_EXCP_INVAL_FP:
928 info.si_code = TARGET_ILL_COPROC;
929 break;
930 default:
931 EXCP_DUMP(env, "Unknown invalid operation (%02x)\n",
932 env->error_code & 0xF);
933 info.si_code = TARGET_ILL_ILLADR;
934 break;
935 }
936 break;
937 case POWERPC_EXCP_PRIV:
938 EXCP_DUMP(env, "Privilege violation\n");
939 info.si_signo = TARGET_SIGILL;
940 info.si_errno = 0;
941 switch (env->error_code & 0xF) {
942 case POWERPC_EXCP_PRIV_OPC:
943 info.si_code = TARGET_ILL_PRVOPC;
944 break;
945 case POWERPC_EXCP_PRIV_REG:
946 info.si_code = TARGET_ILL_PRVREG;
947 break;
948 default:
949 EXCP_DUMP(env, "Unknown privilege violation (%02x)\n",
950 env->error_code & 0xF);
951 info.si_code = TARGET_ILL_PRVOPC;
952 break;
953 }
954 break;
955 case POWERPC_EXCP_TRAP:
956 cpu_abort(env, "Tried to call a TRAP\n");
957 break;
958 default:
959 /* Should not happen ! */
960 cpu_abort(env, "Unknown program exception (%02x)\n",
961 env->error_code);
962 break;
963 }
964 info._sifields._sigfault._addr = env->nip - 4;
965 queue_signal(info.si_signo, &info);
966 break;
967 case POWERPC_EXCP_FPU: /* Floating-point unavailable exception */
968 EXCP_DUMP(env, "No floating point allowed\n");
969 info.si_signo = TARGET_SIGILL;
970 info.si_errno = 0;
971 info.si_code = TARGET_ILL_COPROC;
972 info._sifields._sigfault._addr = env->nip - 4;
973 queue_signal(info.si_signo, &info);
974 break;
975 case POWERPC_EXCP_SYSCALL: /* System call exception */
976 cpu_abort(env, "Syscall exception while in user mode. "
977 "Aborting\n");
978 break;
979 case POWERPC_EXCP_APU: /* Auxiliary processor unavailable */
980 EXCP_DUMP(env, "No APU instruction allowed\n");
981 info.si_signo = TARGET_SIGILL;
982 info.si_errno = 0;
983 info.si_code = TARGET_ILL_COPROC;
984 info._sifields._sigfault._addr = env->nip - 4;
985 queue_signal(info.si_signo, &info);
986 break;
987 case POWERPC_EXCP_DECR: /* Decrementer exception */
988 cpu_abort(env, "Decrementer interrupt while in user mode. "
989 "Aborting\n");
990 break;
991 case POWERPC_EXCP_FIT: /* Fixed-interval timer interrupt */
992 cpu_abort(env, "Fix interval timer interrupt while in user mode. "
993 "Aborting\n");
994 break;
995 case POWERPC_EXCP_WDT: /* Watchdog timer interrupt */
996 cpu_abort(env, "Watchdog timer interrupt while in user mode. "
997 "Aborting\n");
998 break;
999 case POWERPC_EXCP_DTLB: /* Data TLB error */
1000 cpu_abort(env, "Data TLB exception while in user mode. "
1001 "Aborting\n");
1002 break;
1003 case POWERPC_EXCP_ITLB: /* Instruction TLB error */
1004 cpu_abort(env, "Instruction TLB exception while in user mode. "
1005 "Aborting\n");
1006 break;
1007 case POWERPC_EXCP_DEBUG: /* Debug interrupt */
1008 /* XXX: check this */
1009 {
1010 int sig;
1011
1012 sig = gdb_handlesig(env, TARGET_SIGTRAP);
1013 if (sig) {
1014 info.si_signo = sig;
1015 info.si_errno = 0;
1016 info.si_code = TARGET_TRAP_BRKPT;
1017 queue_signal(info.si_signo, &info);
1018 }
1019 }
1020 break;
1021 case POWERPC_EXCP_SPEU: /* SPE/embedded floating-point unavail. */
1022 EXCP_DUMP(env, "No SPE/floating-point instruction allowed\n");
1023 info.si_signo = TARGET_SIGILL;
1024 info.si_errno = 0;
1025 info.si_code = TARGET_ILL_COPROC;
1026 info._sifields._sigfault._addr = env->nip - 4;
1027 queue_signal(info.si_signo, &info);
1028 break;
1029 case POWERPC_EXCP_EFPDI: /* Embedded floating-point data IRQ */
1030 cpu_abort(env, "Embedded floating-point data IRQ not handled\n");
1031 break;
1032 case POWERPC_EXCP_EFPRI: /* Embedded floating-point round IRQ */
1033 cpu_abort(env, "Embedded floating-point round IRQ not handled\n");
1034 break;
1035 case POWERPC_EXCP_EPERFM: /* Embedded performance monitor IRQ */
1036 cpu_abort(env, "Performance monitor exception not handled\n");
1037 break;
1038 case POWERPC_EXCP_DOORI: /* Embedded doorbell interrupt */
1039 cpu_abort(env, "Doorbell interrupt while in user mode. "
1040 "Aborting\n");
1041 break;
1042 case POWERPC_EXCP_DOORCI: /* Embedded doorbell critical interrupt */
1043 cpu_abort(env, "Doorbell critical interrupt while in user mode. "
1044 "Aborting\n");
1045 break;
1046 case POWERPC_EXCP_RESET: /* System reset exception */
1047 cpu_abort(env, "Reset interrupt while in user mode. "
1048 "Aborting\n");
1049 break;
1050 #if defined(TARGET_PPC64) && !defined(TARGET_ABI32) /* PowerPC 64 */
1051 case POWERPC_EXCP_DSEG: /* Data segment exception */
1052 cpu_abort(env, "Data segment exception while in user mode. "
1053 "Aborting\n");
1054 break;
1055 case POWERPC_EXCP_ISEG: /* Instruction segment exception */
1056 cpu_abort(env, "Instruction segment exception "
1057 "while in user mode. Aborting\n");
1058 break;
1059 #endif /* defined(TARGET_PPC64) && !defined(TARGET_ABI32) */
1060 #if defined(TARGET_PPC64H) && !defined(TARGET_ABI32)
1061 /* PowerPC 64 with hypervisor mode support */
1062 case POWERPC_EXCP_HDECR: /* Hypervisor decrementer exception */
1063 cpu_abort(env, "Hypervisor decrementer interrupt "
1064 "while in user mode. Aborting\n");
1065 break;
1066 #endif /* defined(TARGET_PPC64H) && !defined(TARGET_ABI32) */
1067 case POWERPC_EXCP_TRACE: /* Trace exception */
1068 /* Nothing to do:
1069 * we use this exception to emulate step-by-step execution mode.
1070 */
1071 break;
1072 #if defined(TARGET_PPC64H) && !defined(TARGET_ABI32)
1073 /* PowerPC 64 with hypervisor mode support */
1074 case POWERPC_EXCP_HDSI: /* Hypervisor data storage exception */
1075 cpu_abort(env, "Hypervisor data storage exception "
1076 "while in user mode. Aborting\n");
1077 break;
1078 case POWERPC_EXCP_HISI: /* Hypervisor instruction storage excp */
1079 cpu_abort(env, "Hypervisor instruction storage exception "
1080 "while in user mode. Aborting\n");
1081 break;
1082 case POWERPC_EXCP_HDSEG: /* Hypervisor data segment exception */
1083 cpu_abort(env, "Hypervisor data segment exception "
1084 "while in user mode. Aborting\n");
1085 break;
1086 case POWERPC_EXCP_HISEG: /* Hypervisor instruction segment excp */
1087 cpu_abort(env, "Hypervisor instruction segment exception "
1088 "while in user mode. Aborting\n");
1089 break;
1090 #endif /* defined(TARGET_PPC64H) && !defined(TARGET_ABI32) */
1091 case POWERPC_EXCP_VPU: /* Vector unavailable exception */
1092 EXCP_DUMP(env, "No Altivec instructions allowed\n");
1093 info.si_signo = TARGET_SIGILL;
1094 info.si_errno = 0;
1095 info.si_code = TARGET_ILL_COPROC;
1096 info._sifields._sigfault._addr = env->nip - 4;
1097 queue_signal(info.si_signo, &info);
1098 break;
1099 case POWERPC_EXCP_PIT: /* Programmable interval timer IRQ */
1100 cpu_abort(env, "Programable interval timer interrupt "
1101 "while in user mode. Aborting\n");
1102 break;
1103 case POWERPC_EXCP_IO: /* IO error exception */
1104 cpu_abort(env, "IO error exception while in user mode. "
1105 "Aborting\n");
1106 break;
1107 case POWERPC_EXCP_RUNM: /* Run mode exception */
1108 cpu_abort(env, "Run mode exception while in user mode. "
1109 "Aborting\n");
1110 break;
1111 case POWERPC_EXCP_EMUL: /* Emulation trap exception */
1112 cpu_abort(env, "Emulation trap exception not handled\n");
1113 break;
1114 case POWERPC_EXCP_IFTLB: /* Instruction fetch TLB error */
1115 cpu_abort(env, "Instruction fetch TLB exception "
1116 "while in user-mode. Aborting");
1117 break;
1118 case POWERPC_EXCP_DLTLB: /* Data load TLB miss */
1119 cpu_abort(env, "Data load TLB exception while in user-mode. "
1120 "Aborting");
1121 break;
1122 case POWERPC_EXCP_DSTLB: /* Data store TLB miss */
1123 cpu_abort(env, "Data store TLB exception while in user-mode. "
1124 "Aborting");
1125 break;
1126 case POWERPC_EXCP_FPA: /* Floating-point assist exception */
1127 cpu_abort(env, "Floating-point assist exception not handled\n");
1128 break;
1129 case POWERPC_EXCP_IABR: /* Instruction address breakpoint */
1130 cpu_abort(env, "Instruction address breakpoint exception "
1131 "not handled\n");
1132 break;
1133 case POWERPC_EXCP_SMI: /* System management interrupt */
1134 cpu_abort(env, "System management interrupt while in user mode. "
1135 "Aborting\n");
1136 break;
1137 case POWERPC_EXCP_THERM: /* Thermal interrupt */
1138 cpu_abort(env, "Thermal interrupt interrupt while in user mode. "
1139 "Aborting\n");
1140 break;
1141 case POWERPC_EXCP_PERFM: /* Embedded performance monitor IRQ */
1142 cpu_abort(env, "Performance monitor exception not handled\n");
1143 break;
1144 case POWERPC_EXCP_VPUA: /* Vector assist exception */
1145 cpu_abort(env, "Vector assist exception not handled\n");
1146 break;
1147 case POWERPC_EXCP_SOFTP: /* Soft patch exception */
1148 cpu_abort(env, "Soft patch exception not handled\n");
1149 break;
1150 case POWERPC_EXCP_MAINT: /* Maintenance exception */
1151 cpu_abort(env, "Maintenance exception while in user mode. "
1152 "Aborting\n");
1153 break;
1154 case POWERPC_EXCP_STOP: /* stop translation */
1155 /* We did invalidate the instruction cache. Go on */
1156 break;
1157 case POWERPC_EXCP_BRANCH: /* branch instruction: */
1158 /* We just stopped because of a branch. Go on */
1159 break;
1160 case POWERPC_EXCP_SYSCALL_USER:
1161 /* system call in user-mode emulation */
1162 /* WARNING:
1163 * PPC ABI uses overflow flag in cr0 to signal an error
1164 * in syscalls.
1165 */
1166 #if 0
1167 printf("syscall %d 0x%08x 0x%08x 0x%08x 0x%08x\n", env->gpr[0],
1168 env->gpr[3], env->gpr[4], env->gpr[5], env->gpr[6]);
1169 #endif
1170 env->crf[0] &= ~0x1;
1171 ret = do_syscall(env, env->gpr[0], env->gpr[3], env->gpr[4],
1172 env->gpr[5], env->gpr[6], env->gpr[7],
1173 env->gpr[8]);
1174 if (ret > (uint32_t)(-515)) {
1175 env->crf[0] |= 0x1;
1176 ret = -ret;
1177 }
1178 env->gpr[3] = ret;
1179 #if 0
1180 printf("syscall returned 0x%08x (%d)\n", ret, ret);
1181 #endif
1182 break;
1183 case EXCP_INTERRUPT:
1184 /* just indicate that signals should be handled asap */
1185 break;
1186 default:
1187 cpu_abort(env, "Unknown exception 0x%d. Aborting\n", trapnr);
1188 break;
1189 }
1190 process_pending_signals(env);
1191 }
1192 }
1193 #endif
1194
1195 #ifdef TARGET_MIPS
1196
1197 #define MIPS_SYS(name, args) args,
1198
1199 static const uint8_t mips_syscall_args[] = {
1200 MIPS_SYS(sys_syscall , 0) /* 4000 */
1201 MIPS_SYS(sys_exit , 1)
1202 MIPS_SYS(sys_fork , 0)
1203 MIPS_SYS(sys_read , 3)
1204 MIPS_SYS(sys_write , 3)
1205 MIPS_SYS(sys_open , 3) /* 4005 */
1206 MIPS_SYS(sys_close , 1)
1207 MIPS_SYS(sys_waitpid , 3)
1208 MIPS_SYS(sys_creat , 2)
1209 MIPS_SYS(sys_link , 2)
1210 MIPS_SYS(sys_unlink , 1) /* 4010 */
1211 MIPS_SYS(sys_execve , 0)
1212 MIPS_SYS(sys_chdir , 1)
1213 MIPS_SYS(sys_time , 1)
1214 MIPS_SYS(sys_mknod , 3)
1215 MIPS_SYS(sys_chmod , 2) /* 4015 */
1216 MIPS_SYS(sys_lchown , 3)
1217 MIPS_SYS(sys_ni_syscall , 0)
1218 MIPS_SYS(sys_ni_syscall , 0) /* was sys_stat */
1219 MIPS_SYS(sys_lseek , 3)
1220 MIPS_SYS(sys_getpid , 0) /* 4020 */
1221 MIPS_SYS(sys_mount , 5)
1222 MIPS_SYS(sys_oldumount , 1)
1223 MIPS_SYS(sys_setuid , 1)
1224 MIPS_SYS(sys_getuid , 0)
1225 MIPS_SYS(sys_stime , 1) /* 4025 */
1226 MIPS_SYS(sys_ptrace , 4)
1227 MIPS_SYS(sys_alarm , 1)
1228 MIPS_SYS(sys_ni_syscall , 0) /* was sys_fstat */
1229 MIPS_SYS(sys_pause , 0)
1230 MIPS_SYS(sys_utime , 2) /* 4030 */
1231 MIPS_SYS(sys_ni_syscall , 0)
1232 MIPS_SYS(sys_ni_syscall , 0)
1233 MIPS_SYS(sys_access , 2)
1234 MIPS_SYS(sys_nice , 1)
1235 MIPS_SYS(sys_ni_syscall , 0) /* 4035 */
1236 MIPS_SYS(sys_sync , 0)
1237 MIPS_SYS(sys_kill , 2)
1238 MIPS_SYS(sys_rename , 2)
1239 MIPS_SYS(sys_mkdir , 2)
1240 MIPS_SYS(sys_rmdir , 1) /* 4040 */
1241 MIPS_SYS(sys_dup , 1)
1242 MIPS_SYS(sys_pipe , 0)
1243 MIPS_SYS(sys_times , 1)
1244 MIPS_SYS(sys_ni_syscall , 0)
1245 MIPS_SYS(sys_brk , 1) /* 4045 */
1246 MIPS_SYS(sys_setgid , 1)
1247 MIPS_SYS(sys_getgid , 0)
1248 MIPS_SYS(sys_ni_syscall , 0) /* was signal(2) */
1249 MIPS_SYS(sys_geteuid , 0)
1250 MIPS_SYS(sys_getegid , 0) /* 4050 */
1251 MIPS_SYS(sys_acct , 0)
1252 MIPS_SYS(sys_umount , 2)
1253 MIPS_SYS(sys_ni_syscall , 0)
1254 MIPS_SYS(sys_ioctl , 3)
1255 MIPS_SYS(sys_fcntl , 3) /* 4055 */
1256 MIPS_SYS(sys_ni_syscall , 2)
1257 MIPS_SYS(sys_setpgid , 2)
1258 MIPS_SYS(sys_ni_syscall , 0)
1259 MIPS_SYS(sys_olduname , 1)
1260 MIPS_SYS(sys_umask , 1) /* 4060 */
1261 MIPS_SYS(sys_chroot , 1)
1262 MIPS_SYS(sys_ustat , 2)
1263 MIPS_SYS(sys_dup2 , 2)
1264 MIPS_SYS(sys_getppid , 0)
1265 MIPS_SYS(sys_getpgrp , 0) /* 4065 */
1266 MIPS_SYS(sys_setsid , 0)
1267 MIPS_SYS(sys_sigaction , 3)
1268 MIPS_SYS(sys_sgetmask , 0)
1269 MIPS_SYS(sys_ssetmask , 1)
1270 MIPS_SYS(sys_setreuid , 2) /* 4070 */
1271 MIPS_SYS(sys_setregid , 2)
1272 MIPS_SYS(sys_sigsuspend , 0)
1273 MIPS_SYS(sys_sigpending , 1)
1274 MIPS_SYS(sys_sethostname , 2)
1275 MIPS_SYS(sys_setrlimit , 2) /* 4075 */
1276 MIPS_SYS(sys_getrlimit , 2)
1277 MIPS_SYS(sys_getrusage , 2)
1278 MIPS_SYS(sys_gettimeofday, 2)
1279 MIPS_SYS(sys_settimeofday, 2)
1280 MIPS_SYS(sys_getgroups , 2) /* 4080 */
1281 MIPS_SYS(sys_setgroups , 2)
1282 MIPS_SYS(sys_ni_syscall , 0) /* old_select */
1283 MIPS_SYS(sys_symlink , 2)
1284 MIPS_SYS(sys_ni_syscall , 0) /* was sys_lstat */
1285 MIPS_SYS(sys_readlink , 3) /* 4085 */
1286 MIPS_SYS(sys_uselib , 1)
1287 MIPS_SYS(sys_swapon , 2)
1288 MIPS_SYS(sys_reboot , 3)
1289 MIPS_SYS(old_readdir , 3)
1290 MIPS_SYS(old_mmap , 6) /* 4090 */
1291 MIPS_SYS(sys_munmap , 2)
1292 MIPS_SYS(sys_truncate , 2)
1293 MIPS_SYS(sys_ftruncate , 2)
1294 MIPS_SYS(sys_fchmod , 2)
1295 MIPS_SYS(sys_fchown , 3) /* 4095 */
1296 MIPS_SYS(sys_getpriority , 2)
1297 MIPS_SYS(sys_setpriority , 3)
1298 MIPS_SYS(sys_ni_syscall , 0)
1299 MIPS_SYS(sys_statfs , 2)
1300 MIPS_SYS(sys_fstatfs , 2) /* 4100 */
1301 MIPS_SYS(sys_ni_syscall , 0) /* was ioperm(2) */
1302 MIPS_SYS(sys_socketcall , 2)
1303 MIPS_SYS(sys_syslog , 3)
1304 MIPS_SYS(sys_setitimer , 3)
1305 MIPS_SYS(sys_getitimer , 2) /* 4105 */
1306 MIPS_SYS(sys_newstat , 2)
1307 MIPS_SYS(sys_newlstat , 2)
1308 MIPS_SYS(sys_newfstat , 2)
1309 MIPS_SYS(sys_uname , 1)
1310 MIPS_SYS(sys_ni_syscall , 0) /* 4110 was iopl(2) */
1311 MIPS_SYS(sys_vhangup , 0)
1312 MIPS_SYS(sys_ni_syscall , 0) /* was sys_idle() */
1313 MIPS_SYS(sys_ni_syscall , 0) /* was sys_vm86 */
1314 MIPS_SYS(sys_wait4 , 4)
1315 MIPS_SYS(sys_swapoff , 1) /* 4115 */
1316 MIPS_SYS(sys_sysinfo , 1)
1317 MIPS_SYS(sys_ipc , 6)
1318 MIPS_SYS(sys_fsync , 1)
1319 MIPS_SYS(sys_sigreturn , 0)
1320 MIPS_SYS(sys_clone , 0) /* 4120 */
1321 MIPS_SYS(sys_setdomainname, 2)
1322 MIPS_SYS(sys_newuname , 1)
1323 MIPS_SYS(sys_ni_syscall , 0) /* sys_modify_ldt */
1324 MIPS_SYS(sys_adjtimex , 1)
1325 MIPS_SYS(sys_mprotect , 3) /* 4125 */
1326 MIPS_SYS(sys_sigprocmask , 3)
1327 MIPS_SYS(sys_ni_syscall , 0) /* was create_module */
1328 MIPS_SYS(sys_init_module , 5)
1329 MIPS_SYS(sys_delete_module, 1)
1330 MIPS_SYS(sys_ni_syscall , 0) /* 4130 was get_kernel_syms */
1331 MIPS_SYS(sys_quotactl , 0)
1332 MIPS_SYS(sys_getpgid , 1)
1333 MIPS_SYS(sys_fchdir , 1)
1334 MIPS_SYS(sys_bdflush , 2)
1335 MIPS_SYS(sys_sysfs , 3) /* 4135 */
1336 MIPS_SYS(sys_personality , 1)
1337 MIPS_SYS(sys_ni_syscall , 0) /* for afs_syscall */
1338 MIPS_SYS(sys_setfsuid , 1)
1339 MIPS_SYS(sys_setfsgid , 1)
1340 MIPS_SYS(sys_llseek , 5) /* 4140 */
1341 MIPS_SYS(sys_getdents , 3)
1342 MIPS_SYS(sys_select , 5)
1343 MIPS_SYS(sys_flock , 2)
1344 MIPS_SYS(sys_msync , 3)
1345 MIPS_SYS(sys_readv , 3) /* 4145 */
1346 MIPS_SYS(sys_writev , 3)
1347 MIPS_SYS(sys_cacheflush , 3)
1348 MIPS_SYS(sys_cachectl , 3)
1349 MIPS_SYS(sys_sysmips , 4)
1350 MIPS_SYS(sys_ni_syscall , 0) /* 4150 */
1351 MIPS_SYS(sys_getsid , 1)
1352 MIPS_SYS(sys_fdatasync , 0)
1353 MIPS_SYS(sys_sysctl , 1)
1354 MIPS_SYS(sys_mlock , 2)
1355 MIPS_SYS(sys_munlock , 2) /* 4155 */
1356 MIPS_SYS(sys_mlockall , 1)
1357 MIPS_SYS(sys_munlockall , 0)
1358 MIPS_SYS(sys_sched_setparam, 2)
1359 MIPS_SYS(sys_sched_getparam, 2)
1360 MIPS_SYS(sys_sched_setscheduler, 3) /* 4160 */
1361 MIPS_SYS(sys_sched_getscheduler, 1)
1362 MIPS_SYS(sys_sched_yield , 0)
1363 MIPS_SYS(sys_sched_get_priority_max, 1)
1364 MIPS_SYS(sys_sched_get_priority_min, 1)
1365 MIPS_SYS(sys_sched_rr_get_interval, 2) /* 4165 */
1366 MIPS_SYS(sys_nanosleep, 2)
1367 MIPS_SYS(sys_mremap , 4)
1368 MIPS_SYS(sys_accept , 3)
1369 MIPS_SYS(sys_bind , 3)
1370 MIPS_SYS(sys_connect , 3) /* 4170 */
1371 MIPS_SYS(sys_getpeername , 3)
1372 MIPS_SYS(sys_getsockname , 3)
1373 MIPS_SYS(sys_getsockopt , 5)
1374 MIPS_SYS(sys_listen , 2)
1375 MIPS_SYS(sys_recv , 4) /* 4175 */
1376 MIPS_SYS(sys_recvfrom , 6)
1377 MIPS_SYS(sys_recvmsg , 3)
1378 MIPS_SYS(sys_send , 4)
1379 MIPS_SYS(sys_sendmsg , 3)
1380 MIPS_SYS(sys_sendto , 6) /* 4180 */
1381 MIPS_SYS(sys_setsockopt , 5)
1382 MIPS_SYS(sys_shutdown , 2)
1383 MIPS_SYS(sys_socket , 3)
1384 MIPS_SYS(sys_socketpair , 4)
1385 MIPS_SYS(sys_setresuid , 3) /* 4185 */
1386 MIPS_SYS(sys_getresuid , 3)
1387 MIPS_SYS(sys_ni_syscall , 0) /* was sys_query_module */
1388 MIPS_SYS(sys_poll , 3)
1389 MIPS_SYS(sys_nfsservctl , 3)
1390 MIPS_SYS(sys_setresgid , 3) /* 4190 */
1391 MIPS_SYS(sys_getresgid , 3)
1392 MIPS_SYS(sys_prctl , 5)
1393 MIPS_SYS(sys_rt_sigreturn, 0)
1394 MIPS_SYS(sys_rt_sigaction, 4)
1395 MIPS_SYS(sys_rt_sigprocmask, 4) /* 4195 */
1396 MIPS_SYS(sys_rt_sigpending, 2)
1397 MIPS_SYS(sys_rt_sigtimedwait, 4)
1398 MIPS_SYS(sys_rt_sigqueueinfo, 3)
1399 MIPS_SYS(sys_rt_sigsuspend, 0)
1400 MIPS_SYS(sys_pread64 , 6) /* 4200 */
1401 MIPS_SYS(sys_pwrite64 , 6)
1402 MIPS_SYS(sys_chown , 3)
1403 MIPS_SYS(sys_getcwd , 2)
1404 MIPS_SYS(sys_capget , 2)
1405 MIPS_SYS(sys_capset , 2) /* 4205 */
1406 MIPS_SYS(sys_sigaltstack , 0)
1407 MIPS_SYS(sys_sendfile , 4)
1408 MIPS_SYS(sys_ni_syscall , 0)
1409 MIPS_SYS(sys_ni_syscall , 0)
1410 MIPS_SYS(sys_mmap2 , 6) /* 4210 */
1411 MIPS_SYS(sys_truncate64 , 4)
1412 MIPS_SYS(sys_ftruncate64 , 4)
1413 MIPS_SYS(sys_stat64 , 2)
1414 MIPS_SYS(sys_lstat64 , 2)
1415 MIPS_SYS(sys_fstat64 , 2) /* 4215 */
1416 MIPS_SYS(sys_pivot_root , 2)
1417 MIPS_SYS(sys_mincore , 3)
1418 MIPS_SYS(sys_madvise , 3)
1419 MIPS_SYS(sys_getdents64 , 3)
1420 MIPS_SYS(sys_fcntl64 , 3) /* 4220 */
1421 MIPS_SYS(sys_ni_syscall , 0)
1422 MIPS_SYS(sys_gettid , 0)
1423 MIPS_SYS(sys_readahead , 5)
1424 MIPS_SYS(sys_setxattr , 5)
1425 MIPS_SYS(sys_lsetxattr , 5) /* 4225 */
1426 MIPS_SYS(sys_fsetxattr , 5)
1427 MIPS_SYS(sys_getxattr , 4)
1428 MIPS_SYS(sys_lgetxattr , 4)
1429 MIPS_SYS(sys_fgetxattr , 4)
1430 MIPS_SYS(sys_listxattr , 3) /* 4230 */
1431 MIPS_SYS(sys_llistxattr , 3)
1432 MIPS_SYS(sys_flistxattr , 3)
1433 MIPS_SYS(sys_removexattr , 2)
1434 MIPS_SYS(sys_lremovexattr, 2)
1435 MIPS_SYS(sys_fremovexattr, 2) /* 4235 */
1436 MIPS_SYS(sys_tkill , 2)
1437 MIPS_SYS(sys_sendfile64 , 5)
1438 MIPS_SYS(sys_futex , 2)
1439 MIPS_SYS(sys_sched_setaffinity, 3)
1440 MIPS_SYS(sys_sched_getaffinity, 3) /* 4240 */
1441 MIPS_SYS(sys_io_setup , 2)
1442 MIPS_SYS(sys_io_destroy , 1)
1443 MIPS_SYS(sys_io_getevents, 5)
1444 MIPS_SYS(sys_io_submit , 3)
1445 MIPS_SYS(sys_io_cancel , 3) /* 4245 */
1446 MIPS_SYS(sys_exit_group , 1)
1447 MIPS_SYS(sys_lookup_dcookie, 3)
1448 MIPS_SYS(sys_epoll_create, 1)
1449 MIPS_SYS(sys_epoll_ctl , 4)
1450 MIPS_SYS(sys_epoll_wait , 3) /* 4250 */
1451 MIPS_SYS(sys_remap_file_pages, 5)
1452 MIPS_SYS(sys_set_tid_address, 1)
1453 MIPS_SYS(sys_restart_syscall, 0)
1454 MIPS_SYS(sys_fadvise64_64, 7)
1455 MIPS_SYS(sys_statfs64 , 3) /* 4255 */
1456 MIPS_SYS(sys_fstatfs64 , 2)
1457 MIPS_SYS(sys_timer_create, 3)
1458 MIPS_SYS(sys_timer_settime, 4)
1459 MIPS_SYS(sys_timer_gettime, 2)
1460 MIPS_SYS(sys_timer_getoverrun, 1) /* 4260 */
1461 MIPS_SYS(sys_timer_delete, 1)
1462 MIPS_SYS(sys_clock_settime, 2)
1463 MIPS_SYS(sys_clock_gettime, 2)
1464 MIPS_SYS(sys_clock_getres, 2)
1465 MIPS_SYS(sys_clock_nanosleep, 4) /* 4265 */
1466 MIPS_SYS(sys_tgkill , 3)
1467 MIPS_SYS(sys_utimes , 2)
1468 MIPS_SYS(sys_mbind , 4)
1469 MIPS_SYS(sys_ni_syscall , 0) /* sys_get_mempolicy */
1470 MIPS_SYS(sys_ni_syscall , 0) /* 4270 sys_set_mempolicy */
1471 MIPS_SYS(sys_mq_open , 4)
1472 MIPS_SYS(sys_mq_unlink , 1)
1473 MIPS_SYS(sys_mq_timedsend, 5)
1474 MIPS_SYS(sys_mq_timedreceive, 5)
1475 MIPS_SYS(sys_mq_notify , 2) /* 4275 */
1476 MIPS_SYS(sys_mq_getsetattr, 3)
1477 MIPS_SYS(sys_ni_syscall , 0) /* sys_vserver */
1478 MIPS_SYS(sys_waitid , 4)
1479 MIPS_SYS(sys_ni_syscall , 0) /* available, was setaltroot */
1480 MIPS_SYS(sys_add_key , 5)
1481 MIPS_SYS(sys_request_key, 4)
1482 MIPS_SYS(sys_keyctl , 5)
1483 MIPS_SYS(sys_set_thread_area, 1)
1484 MIPS_SYS(sys_inotify_init, 0)
1485 MIPS_SYS(sys_inotify_add_watch, 3) /* 4285 */
1486 MIPS_SYS(sys_inotify_rm_watch, 2)
1487 MIPS_SYS(sys_migrate_pages, 4)
1488 MIPS_SYS(sys_openat, 4)
1489 MIPS_SYS(sys_mkdirat, 3)
1490 MIPS_SYS(sys_mknodat, 4) /* 4290 */
1491 MIPS_SYS(sys_fchownat, 5)
1492 MIPS_SYS(sys_futimesat, 3)
1493 MIPS_SYS(sys_fstatat64, 4)
1494 MIPS_SYS(sys_unlinkat, 3)
1495 MIPS_SYS(sys_renameat, 4) /* 4295 */
1496 MIPS_SYS(sys_linkat, 5)
1497 MIPS_SYS(sys_symlinkat, 3)
1498 MIPS_SYS(sys_readlinkat, 4)
1499 MIPS_SYS(sys_fchmodat, 3)
1500 MIPS_SYS(sys_faccessat, 3) /* 4300 */
1501 MIPS_SYS(sys_pselect6, 6)
1502 MIPS_SYS(sys_ppoll, 5)
1503 MIPS_SYS(sys_unshare, 1)
1504 MIPS_SYS(sys_splice, 4)
1505 MIPS_SYS(sys_sync_file_range, 7) /* 4305 */
1506 MIPS_SYS(sys_tee, 4)
1507 MIPS_SYS(sys_vmsplice, 4)
1508 MIPS_SYS(sys_move_pages, 6)
1509 MIPS_SYS(sys_set_robust_list, 2)
1510 MIPS_SYS(sys_get_robust_list, 3) /* 4310 */
1511 MIPS_SYS(sys_kexec_load, 4)
1512 MIPS_SYS(sys_getcpu, 3)
1513 MIPS_SYS(sys_epoll_pwait, 6)
1514 MIPS_SYS(sys_ioprio_set, 3)
1515 MIPS_SYS(sys_ioprio_get, 2)
1516 };
1517
1518 #undef MIPS_SYS
1519
1520 void cpu_loop(CPUMIPSState *env)
1521 {
1522 target_siginfo_t info;
1523 int trapnr, ret;
1524 unsigned int syscall_num;
1525
1526 for(;;) {
1527 trapnr = cpu_mips_exec(env);
1528 switch(trapnr) {
1529 case EXCP_SYSCALL:
1530 syscall_num = env->gpr[2][env->current_tc] - 4000;
1531 env->PC[env->current_tc] += 4;
1532 if (syscall_num >= sizeof(mips_syscall_args)) {
1533 ret = -ENOSYS;
1534 } else {
1535 int nb_args;
1536 abi_ulong sp_reg;
1537 abi_ulong arg5 = 0, arg6 = 0, arg7 = 0, arg8 = 0;
1538
1539 nb_args = mips_syscall_args[syscall_num];
1540 sp_reg = env->gpr[29][env->current_tc];
1541 switch (nb_args) {
1542 /* these arguments are taken from the stack */
1543 /* FIXME - what to do if get_user() fails? */
1544 case 8: get_user_ual(arg8, sp_reg + 28);
1545 case 7: get_user_ual(arg7, sp_reg + 24);
1546 case 6: get_user_ual(arg6, sp_reg + 20);
1547 case 5: get_user_ual(arg5, sp_reg + 16);
1548 default:
1549 break;
1550 }
1551 ret = do_syscall(env, env->gpr[2][env->current_tc],
1552 env->gpr[4][env->current_tc],
1553 env->gpr[5][env->current_tc],
1554 env->gpr[6][env->current_tc],
1555 env->gpr[7][env->current_tc],
1556 arg5, arg6/*, arg7, arg8*/);
1557 }
1558 if ((unsigned int)ret >= (unsigned int)(-1133)) {
1559 env->gpr[7][env->current_tc] = 1; /* error flag */
1560 ret = -ret;
1561 } else {
1562 env->gpr[7][env->current_tc] = 0; /* error flag */
1563 }
1564 env->gpr[2][env->current_tc] = ret;
1565 break;
1566 case EXCP_TLBL:
1567 case EXCP_TLBS:
1568 case EXCP_CpU:
1569 case EXCP_RI:
1570 info.si_signo = TARGET_SIGILL;
1571 info.si_errno = 0;
1572 info.si_code = 0;
1573 queue_signal(info.si_signo, &info);
1574 break;
1575 case EXCP_INTERRUPT:
1576 /* just indicate that signals should be handled asap */
1577 break;
1578 case EXCP_DEBUG:
1579 {
1580 int sig;
1581
1582 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1583 if (sig)
1584 {
1585 info.si_signo = sig;
1586 info.si_errno = 0;
1587 info.si_code = TARGET_TRAP_BRKPT;
1588 queue_signal(info.si_signo, &info);
1589 }
1590 }
1591 break;
1592 default:
1593 // error:
1594 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
1595 trapnr);
1596 cpu_dump_state(env, stderr, fprintf, 0);
1597 abort();
1598 }
1599 process_pending_signals(env);
1600 }
1601 }
1602 #endif
1603
1604 #ifdef TARGET_SH4
1605 void cpu_loop (CPUState *env)
1606 {
1607 int trapnr, ret;
1608 target_siginfo_t info;
1609
1610 while (1) {
1611 trapnr = cpu_sh4_exec (env);
1612
1613 switch (trapnr) {
1614 case 0x160:
1615 ret = do_syscall(env,
1616 env->gregs[3],
1617 env->gregs[4],
1618 env->gregs[5],
1619 env->gregs[6],
1620 env->gregs[7],
1621 env->gregs[0],
1622 0);
1623 env->gregs[0] = ret;
1624 env->pc += 2;
1625 break;
1626 case EXCP_DEBUG:
1627 {
1628 int sig;
1629
1630 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1631 if (sig)
1632 {
1633 info.si_signo = sig;
1634 info.si_errno = 0;
1635 info.si_code = TARGET_TRAP_BRKPT;
1636 queue_signal(info.si_signo, &info);
1637 }
1638 }
1639 break;
1640 default:
1641 printf ("Unhandled trap: 0x%x\n", trapnr);
1642 cpu_dump_state(env, stderr, fprintf, 0);
1643 exit (1);
1644 }
1645 process_pending_signals (env);
1646 }
1647 }
1648 #endif
1649
1650 #ifdef TARGET_CRIS
1651 void cpu_loop (CPUState *env)
1652 {
1653 int trapnr, ret;
1654 target_siginfo_t info;
1655
1656 while (1) {
1657 trapnr = cpu_cris_exec (env);
1658 switch (trapnr) {
1659 case 0xaa:
1660 {
1661 info.si_signo = SIGSEGV;
1662 info.si_errno = 0;
1663 /* XXX: check env->error_code */
1664 info.si_code = TARGET_SEGV_MAPERR;
1665 info._sifields._sigfault._addr = env->debug1;
1666 queue_signal(info.si_signo, &info);
1667 }
1668 break;
1669 case EXCP_BREAK:
1670 ret = do_syscall(env,
1671 env->regs[9],
1672 env->regs[10],
1673 env->regs[11],
1674 env->regs[12],
1675 env->regs[13],
1676 env->pregs[7],
1677 env->pregs[11]);
1678 env->regs[10] = ret;
1679 env->pc += 2;
1680 break;
1681 case EXCP_DEBUG:
1682 {
1683 int sig;
1684
1685 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1686 if (sig)
1687 {
1688 info.si_signo = sig;
1689 info.si_errno = 0;
1690 info.si_code = TARGET_TRAP_BRKPT;
1691 queue_signal(info.si_signo, &info);
1692 }
1693 }
1694 break;
1695 default:
1696 printf ("Unhandled trap: 0x%x\n", trapnr);
1697 cpu_dump_state(env, stderr, fprintf, 0);
1698 exit (1);
1699 }
1700 process_pending_signals (env);
1701 }
1702 }
1703 #endif
1704
1705 #ifdef TARGET_M68K
1706
1707 void cpu_loop(CPUM68KState *env)
1708 {
1709 int trapnr;
1710 unsigned int n;
1711 target_siginfo_t info;
1712 TaskState *ts = env->opaque;
1713
1714 for(;;) {
1715 trapnr = cpu_m68k_exec(env);
1716 switch(trapnr) {
1717 case EXCP_ILLEGAL:
1718 {
1719 if (ts->sim_syscalls) {
1720 uint16_t nr;
1721 nr = lduw(env->pc + 2);
1722 env->pc += 4;
1723 do_m68k_simcall(env, nr);
1724 } else {
1725 goto do_sigill;
1726 }
1727 }
1728 break;
1729 case EXCP_HALT_INSN:
1730 /* Semihosing syscall. */
1731 env->pc += 4;
1732 do_m68k_semihosting(env, env->dregs[0]);
1733 break;
1734 case EXCP_LINEA:
1735 case EXCP_LINEF:
1736 case EXCP_UNSUPPORTED:
1737 do_sigill:
1738 info.si_signo = SIGILL;
1739 info.si_errno = 0;
1740 info.si_code = TARGET_ILL_ILLOPN;
1741 info._sifields._sigfault._addr = env->pc;
1742 queue_signal(info.si_signo, &info);
1743 break;
1744 case EXCP_TRAP0:
1745 {
1746 ts->sim_syscalls = 0;
1747 n = env->dregs[0];
1748 env->pc += 2;
1749 env->dregs[0] = do_syscall(env,
1750 n,
1751 env->dregs[1],
1752 env->dregs[2],
1753 env->dregs[3],
1754 env->dregs[4],
1755 env->dregs[5],
1756 env->dregs[6]);
1757 }
1758 break;
1759 case EXCP_INTERRUPT:
1760 /* just indicate that signals should be handled asap */
1761 break;
1762 case EXCP_ACCESS:
1763 {
1764 info.si_signo = SIGSEGV;
1765 info.si_errno = 0;
1766 /* XXX: check env->error_code */
1767 info.si_code = TARGET_SEGV_MAPERR;
1768 info._sifields._sigfault._addr = env->mmu.ar;
1769 queue_signal(info.si_signo, &info);
1770 }
1771 break;
1772 case EXCP_DEBUG:
1773 {
1774 int sig;
1775
1776 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1777 if (sig)
1778 {
1779 info.si_signo = sig;
1780 info.si_errno = 0;
1781 info.si_code = TARGET_TRAP_BRKPT;
1782 queue_signal(info.si_signo, &info);
1783 }
1784 }
1785 break;
1786 default:
1787 fprintf(stderr, "qemu: unhandled CPU exception 0x%x - aborting\n",
1788 trapnr);
1789 cpu_dump_state(env, stderr, fprintf, 0);
1790 abort();
1791 }
1792 process_pending_signals(env);
1793 }
1794 }
1795 #endif /* TARGET_M68K */
1796
1797 #ifdef TARGET_ALPHA
1798 void cpu_loop (CPUState *env)
1799 {
1800 int trapnr;
1801 target_siginfo_t info;
1802
1803 while (1) {
1804 trapnr = cpu_alpha_exec (env);
1805
1806 switch (trapnr) {
1807 case EXCP_RESET:
1808 fprintf(stderr, "Reset requested. Exit\n");
1809 exit(1);
1810 break;
1811 case EXCP_MCHK:
1812 fprintf(stderr, "Machine check exception. Exit\n");
1813 exit(1);
1814 break;
1815 case EXCP_ARITH:
1816 fprintf(stderr, "Arithmetic trap.\n");
1817 exit(1);
1818 break;
1819 case EXCP_HW_INTERRUPT:
1820 fprintf(stderr, "External interrupt. Exit\n");
1821 exit(1);
1822 break;
1823 case EXCP_DFAULT:
1824 fprintf(stderr, "MMU data fault\n");
1825 exit(1);
1826 break;
1827 case EXCP_DTB_MISS_PAL:
1828 fprintf(stderr, "MMU data TLB miss in PALcode\n");
1829 exit(1);
1830 break;
1831 case EXCP_ITB_MISS:
1832 fprintf(stderr, "MMU instruction TLB miss\n");
1833 exit(1);
1834 break;
1835 case EXCP_ITB_ACV:
1836 fprintf(stderr, "MMU instruction access violation\n");
1837 exit(1);
1838 break;
1839 case EXCP_DTB_MISS_NATIVE:
1840 fprintf(stderr, "MMU data TLB miss\n");
1841 exit(1);
1842 break;
1843 case EXCP_UNALIGN:
1844 fprintf(stderr, "Unaligned access\n");
1845 exit(1);
1846 break;
1847 case EXCP_OPCDEC:
1848 fprintf(stderr, "Invalid instruction\n");
1849 exit(1);
1850 break;
1851 case EXCP_FEN:
1852 fprintf(stderr, "Floating-point not allowed\n");
1853 exit(1);
1854 break;
1855 case EXCP_CALL_PAL ... (EXCP_CALL_PALP - 1):
1856 fprintf(stderr, "Call to PALcode\n");
1857 call_pal(env, (trapnr >> 6) | 0x80);
1858 break;
1859 case EXCP_CALL_PALP ... (EXCP_CALL_PALE - 1):
1860 fprintf(stderr, "Privileged call to PALcode\n");
1861 exit(1);
1862 break;
1863 case EXCP_DEBUG:
1864 {
1865 int sig;
1866
1867 sig = gdb_handlesig (env, TARGET_SIGTRAP);
1868 if (sig)
1869 {
1870 info.si_signo = sig;
1871 info.si_errno = 0;
1872 info.si_code = TARGET_TRAP_BRKPT;
1873 queue_signal(info.si_signo, &info);
1874 }
1875 }
1876 break;
1877 default:
1878 printf ("Unhandled trap: 0x%x\n", trapnr);
1879 cpu_dump_state(env, stderr, fprintf, 0);
1880 exit (1);
1881 }
1882 process_pending_signals (env);
1883 }
1884 }
1885 #endif /* TARGET_ALPHA */
1886
1887 void usage(void)
1888 {
1889 printf("qemu-" TARGET_ARCH " version " QEMU_VERSION ", Copyright (c) 2003-2007 Fabrice Bellard\n"
1890 "usage: qemu-" TARGET_ARCH " [-h] [-g] [-d opts] [-L path] [-s size] [-cpu model] program [arguments...]\n"
1891 "Linux CPU emulator (compiled for %s emulation)\n"
1892 "\n"
1893 "-h print this help\n"
1894 "-g port wait gdb connection to port\n"
1895 "-L path set the elf interpreter prefix (default=%s)\n"
1896 "-s size set the stack size in bytes (default=%ld)\n"
1897 "-cpu model select CPU (-cpu ? for list)\n"
1898 "-drop-ld-preload drop LD_PRELOAD for target process\n"
1899 "\n"
1900 "debug options:\n"
1901 "-d options activate log (logfile=%s)\n"
1902 "-p pagesize set the host page size to 'pagesize'\n"
1903 "-strace log system calls\n",
1904 TARGET_ARCH,
1905 interp_prefix,
1906 x86_stack_size,
1907 DEBUG_LOGFILE);
1908 _exit(1);
1909 }
1910
1911 /* XXX: currently only used for async signals (see signal.c) */
1912 CPUState *global_env;
1913
1914 /* used to free thread contexts */
1915 TaskState *first_task_state;
1916
1917 int main(int argc, char **argv)
1918 {
1919 const char *filename;
1920 const char *cpu_model;
1921 struct target_pt_regs regs1, *regs = &regs1;
1922 struct image_info info1, *info = &info1;
1923 TaskState ts1, *ts = &ts1;
1924 CPUState *env;
1925 int optind;
1926 const char *r;
1927 int gdbstub_port = 0;
1928 int drop_ld_preload = 0, environ_count = 0;
1929 char **target_environ, **wrk, **dst;
1930
1931 if (argc <= 1)
1932 usage();
1933
1934 /* init debug */
1935 cpu_set_log_filename(DEBUG_LOGFILE);
1936
1937 cpu_model = NULL;
1938 optind = 1;
1939 for(;;) {
1940 if (optind >= argc)
1941 break;
1942 r = argv[optind];
1943 if (r[0] != '-')
1944 break;
1945 optind++;
1946 r++;
1947 if (!strcmp(r, "-")) {
1948 break;
1949 } else if (!strcmp(r, "d")) {
1950 int mask;
1951 CPULogItem *item;
1952
1953 if (optind >= argc)
1954 break;
1955
1956 r = argv[optind++];
1957 mask = cpu_str_to_log_mask(r);
1958 if (!mask) {
1959 printf("Log items (comma separated):\n");
1960 for(item = cpu_log_items; item->mask != 0; item++) {
1961 printf("%-10s %s\n", item->name, item->help);
1962 }
1963 exit(1);
1964 }
1965 cpu_set_log(mask);
1966 } else if (!strcmp(r, "s")) {
1967 r = argv[optind++];
1968 x86_stack_size = strtol(r, (char **)&r, 0);
1969 if (x86_stack_size <= 0)
1970 usage();
1971 if (*r == 'M')
1972 x86_stack_size *= 1024 * 1024;
1973 else if (*r == 'k' || *r == 'K')
1974 x86_stack_size *= 1024;
1975 } else if (!strcmp(r, "L")) {
1976 interp_prefix = argv[optind++];
1977 } else if (!strcmp(r, "p")) {
1978 qemu_host_page_size = atoi(argv[optind++]);
1979 if (qemu_host_page_size == 0 ||
1980 (qemu_host_page_size & (qemu_host_page_size - 1)) != 0) {
1981 fprintf(stderr, "page size must be a power of two\n");
1982 exit(1);
1983 }
1984 } else if (!strcmp(r, "g")) {
1985 gdbstub_port = atoi(argv[optind++]);
1986 } else if (!strcmp(r, "r")) {
1987 qemu_uname_release = argv[optind++];
1988 } else if (!strcmp(r, "cpu")) {
1989 cpu_model = argv[optind++];
1990 if (strcmp(cpu_model, "?") == 0) {
1991 /* XXX: implement xxx_cpu_list for targets that still miss it */
1992 #if defined(cpu_list)
1993 cpu_list(stdout, &fprintf);
1994 #endif
1995 _exit(1);
1996 }
1997 } else if (!strcmp(r, "drop-ld-preload")) {
1998 drop_ld_preload = 1;
1999 } else if (!strcmp(r, "strace")) {
2000 do_strace = 1;
2001 } else
2002 {
2003 usage();
2004 }
2005 }
2006 if (optind >= argc)
2007 usage();
2008 filename = argv[optind];
2009
2010 /* Zero out regs */
2011 memset(regs, 0, sizeof(struct target_pt_regs));
2012
2013 /* Zero out image_info */
2014 memset(info, 0, sizeof(struct image_info));
2015
2016 /* Scan interp_prefix dir for replacement files. */
2017 init_paths(interp_prefix);
2018
2019 if (cpu_model == NULL) {
2020 #if defined(TARGET_I386)
2021 #ifdef TARGET_X86_64
2022 cpu_model = "qemu64";
2023 #else
2024 cpu_model = "qemu32";
2025 #endif
2026 #elif defined(TARGET_ARM)
2027 cpu_model = "arm926";
2028 #elif defined(TARGET_M68K)
2029 cpu_model = "any";
2030 #elif defined(TARGET_SPARC)
2031 #ifdef TARGET_SPARC64
2032 cpu_model = "TI UltraSparc II";
2033 #else
2034 cpu_model = "Fujitsu MB86904";
2035 #endif
2036 #elif defined(TARGET_MIPS)
2037 #if defined(TARGET_ABI_MIPSN32) || defined(TARGET_ABI_MIPSN64)
2038 cpu_model = "20Kc";
2039 #else
2040 cpu_model = "24Kf";
2041 #endif
2042 #elif defined(TARGET_PPC)
2043 #ifdef TARGET_PPC64
2044 cpu_model = "970";
2045 #else
2046 cpu_model = "750";
2047 #endif
2048 #else
2049 cpu_model = "any";
2050 #endif
2051 }
2052 /* NOTE: we need to init the CPU at this stage to get
2053 qemu_host_page_size */
2054 env = cpu_init(cpu_model);
2055 if (!env) {
2056 fprintf(stderr, "Unable to find CPU definition\n");
2057 exit(1);
2058 }
2059 global_env = env;
2060
2061 if (getenv("QEMU_STRACE")) {
2062 do_strace = 1;
2063 }
2064
2065 wrk = environ;
2066 while (*(wrk++))
2067 environ_count++;
2068
2069 target_environ = malloc((environ_count + 1) * sizeof(char *));
2070 if (!target_environ)
2071 abort();
2072 for (wrk = environ, dst = target_environ; *wrk; wrk++) {
2073 if (drop_ld_preload && !strncmp(*wrk, "LD_PRELOAD=", 11))
2074 continue;
2075 *(dst++) = strdup(*wrk);
2076 }
2077 *dst = NULL; /* NULL terminate target_environ */
2078
2079 if (loader_exec(filename, argv+optind, target_environ, regs, info) != 0) {
2080 printf("Error loading %s\n", filename);
2081 _exit(1);
2082 }
2083
2084 for (wrk = target_environ; *wrk; wrk++) {
2085 free(*wrk);
2086 }
2087
2088 free(target_environ);
2089
2090 if (loglevel) {
2091 page_dump(logfile);
2092
2093 fprintf(logfile, "start_brk 0x" TARGET_ABI_FMT_lx "\n", info->start_brk);
2094 fprintf(logfile, "end_code 0x" TARGET_ABI_FMT_lx "\n", info->end_code);
2095 fprintf(logfile, "start_code 0x" TARGET_ABI_FMT_lx "\n",
2096 info->start_code);
2097 fprintf(logfile, "start_data 0x" TARGET_ABI_FMT_lx "\n",
2098 info->start_data);
2099 fprintf(logfile, "end_data 0x" TARGET_ABI_FMT_lx "\n", info->end_data);
2100 fprintf(logfile, "start_stack 0x" TARGET_ABI_FMT_lx "\n",
2101 info->start_stack);
2102 fprintf(logfile, "brk 0x" TARGET_ABI_FMT_lx "\n", info->brk);
2103 fprintf(logfile, "entry 0x" TARGET_ABI_FMT_lx "\n", info->entry);
2104 }
2105
2106 target_set_brk(info->brk);
2107 syscall_init();
2108 signal_init();
2109
2110 /* build Task State */
2111 memset(ts, 0, sizeof(TaskState));
2112 env->opaque = ts;
2113 ts->used = 1;
2114 ts->info = info;
2115 env->user_mode_only = 1;
2116
2117 #if defined(TARGET_I386)
2118 cpu_x86_set_cpl(env, 3);
2119
2120 env->cr[0] = CR0_PG_MASK | CR0_WP_MASK | CR0_PE_MASK;
2121 env->hflags |= HF_PE_MASK;
2122 if (env->cpuid_features & CPUID_SSE) {
2123 env->cr[4] |= CR4_OSFXSR_MASK;
2124 env->hflags |= HF_OSFXSR_MASK;
2125 }
2126 #ifndef TARGET_ABI32
2127 /* enable 64 bit mode if possible */
2128 if (!(env->cpuid_ext2_features & CPUID_EXT2_LM)) {
2129 fprintf(stderr, "The selected x86 CPU does not support 64 bit mode\n");
2130 exit(1);
2131 }
2132 env->cr[4] |= CR4_PAE_MASK;
2133 env->efer |= MSR_EFER_LMA | MSR_EFER_LME;
2134 env->hflags |= HF_LMA_MASK;
2135 #endif
2136
2137 /* flags setup : we activate the IRQs by default as in user mode */
2138 env->eflags |= IF_MASK;
2139
2140 /* linux register setup */
2141 #ifndef TARGET_ABI32
2142 env->regs[R_EAX] = regs->rax;
2143 env->regs[R_EBX] = regs->rbx;
2144 env->regs[R_ECX] = regs->rcx;
2145 env->regs[R_EDX] = regs->rdx;
2146 env->regs[R_ESI] = regs->rsi;
2147 env->regs[R_EDI] = regs->rdi;
2148 env->regs[R_EBP] = regs->rbp;
2149 env->regs[R_ESP] = regs->rsp;
2150 env->eip = regs->rip;
2151 #else
2152 env->regs[R_EAX] = regs->eax;
2153 env->regs[R_EBX] = regs->ebx;
2154 env->regs[R_ECX] = regs->ecx;
2155 env->regs[R_EDX] = regs->edx;
2156 env->regs[R_ESI] = regs->esi;
2157 env->regs[R_EDI] = regs->edi;
2158 env->regs[R_EBP] = regs->ebp;
2159 env->regs[R_ESP] = regs->esp;
2160 env->eip = regs->eip;
2161 #endif
2162
2163 /* linux interrupt setup */
2164 env->idt.base = h2g(idt_table);
2165 env->idt.limit = sizeof(idt_table) - 1;
2166 set_idt(0, 0);
2167 set_idt(1, 0);
2168 set_idt(2, 0);
2169 set_idt(3, 3);
2170 set_idt(4, 3);
2171 set_idt(5, 3);
2172 set_idt(6, 0);
2173 set_idt(7, 0);
2174 set_idt(8, 0);
2175 set_idt(9, 0);
2176 set_idt(10, 0);
2177 set_idt(11, 0);
2178 set_idt(12, 0);
2179 set_idt(13, 0);
2180 set_idt(14, 0);
2181 set_idt(15, 0);
2182 set_idt(16, 0);
2183 set_idt(17, 0);
2184 set_idt(18, 0);
2185 set_idt(19, 0);
2186 set_idt(0x80, 3);
2187
2188 /* linux segment setup */
2189 {
2190 uint64_t *gdt_table;
2191 gdt_table = qemu_mallocz(sizeof(uint64_t) * TARGET_GDT_ENTRIES);
2192 env->gdt.base = h2g((unsigned long)gdt_table);
2193 env->gdt.limit = sizeof(uint64_t) * TARGET_GDT_ENTRIES - 1;
2194 #ifdef TARGET_ABI32
2195 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
2196 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2197 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
2198 #else
2199 /* 64 bit code segment */
2200 write_dt(&gdt_table[__USER_CS >> 3], 0, 0xfffff,
2201 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2202 DESC_L_MASK |
2203 (3 << DESC_DPL_SHIFT) | (0xa << DESC_TYPE_SHIFT));
2204 #endif
2205 write_dt(&gdt_table[__USER_DS >> 3], 0, 0xfffff,
2206 DESC_G_MASK | DESC_B_MASK | DESC_P_MASK | DESC_S_MASK |
2207 (3 << DESC_DPL_SHIFT) | (0x2 << DESC_TYPE_SHIFT));
2208 }
2209 cpu_x86_load_seg(env, R_CS, __USER_CS);
2210 cpu_x86_load_seg(env, R_SS, __USER_DS);
2211 #ifdef TARGET_ABI32
2212 cpu_x86_load_seg(env, R_DS, __USER_DS);
2213 cpu_x86_load_seg(env, R_ES, __USER_DS);
2214 cpu_x86_load_seg(env, R_FS, __USER_DS);
2215 cpu_x86_load_seg(env, R_GS, __USER_DS);
2216 /* This hack makes Wine work... */
2217 env->segs[R_FS].selector = 0;
2218 #else
2219 cpu_x86_load_seg(env, R_DS, 0);
2220 cpu_x86_load_seg(env, R_ES, 0);
2221 cpu_x86_load_seg(env, R_FS, 0);
2222 cpu_x86_load_seg(env, R_GS, 0);
2223 #endif
2224 #elif defined(TARGET_ARM)
2225 {
2226 int i;
2227 cpsr_write(env, regs->uregs[16], 0xffffffff);
2228 for(i = 0; i < 16; i++) {
2229 env->regs[i] = regs->uregs[i];
2230 }
2231 }
2232 #elif defined(TARGET_SPARC)
2233 {
2234 int i;
2235 env->pc = regs->pc;
2236 env->npc = regs->npc;
2237 env->y = regs->y;
2238 for(i = 0; i < 8; i++)
2239 env->gregs[i] = regs->u_regs[i];
2240 for(i = 0; i < 8; i++)
2241 env->regwptr[i] = regs->u_regs[i + 8];
2242 }
2243 #elif defined(TARGET_PPC)
2244 {
2245 int i;
2246
2247 #if defined(TARGET_PPC64)
2248 #if defined(TARGET_ABI32)
2249 env->msr &= ~((target_ulong)1 << MSR_SF);
2250 #else
2251 env->msr |= (target_ulong)1 << MSR_SF;
2252 #endif
2253 #endif
2254 env->nip = regs->nip;
2255 for(i = 0; i < 32; i++) {
2256 env->gpr[i] = regs->gpr[i];
2257 }
2258 }
2259 #elif defined(TARGET_M68K)
2260 {
2261 env->pc = regs->pc;
2262 env->dregs[0] = regs->d0;
2263 env->dregs[1] = regs->d1;
2264 env->dregs[2] = regs->d2;
2265 env->dregs[3] = regs->d3;
2266 env->dregs[4] = regs->d4;
2267 env->dregs[5] = regs->d5;
2268 env->dregs[6] = regs->d6;
2269 env->dregs[7] = regs->d7;
2270 env->aregs[0] = regs->a0;
2271 env->aregs[1] = regs->a1;
2272 env->aregs[2] = regs->a2;
2273 env->aregs[3] = regs->a3;
2274 env->aregs[4] = regs->a4;
2275 env->aregs[5] = regs->a5;
2276 env->aregs[6] = regs->a6;
2277 env->aregs[7] = regs->usp;
2278 env->sr = regs->sr;
2279 ts->sim_syscalls = 1;
2280 }
2281 #elif defined(TARGET_MIPS)
2282 {
2283 int i;
2284
2285 for(i = 0; i < 32; i++) {
2286 env->gpr[i][env->current_tc] = regs->regs[i];
2287 }
2288 env->PC[env->current_tc] = regs->cp0_epc;
2289 }
2290 #elif defined(TARGET_SH4)
2291 {
2292 int i;
2293
2294 for(i = 0; i < 16; i++) {
2295 env->gregs[i] = regs->regs[i];
2296 }
2297 env->pc = regs->pc;
2298 }
2299 #elif defined(TARGET_ALPHA)
2300 {
2301 int i;
2302
2303 for(i = 0; i < 28; i++) {
2304 env->ir[i] = ((abi_ulong *)regs)[i];
2305 }
2306 env->ipr[IPR_USP] = regs->usp;
2307 env->ir[30] = regs->usp;
2308 env->pc = regs->pc;
2309 env->unique = regs->unique;
2310 }
2311 #elif defined(TARGET_CRIS)
2312 {
2313 env->regs[0] = regs->r0;
2314 env->regs[1] = regs->r1;
2315 env->regs[2] = regs->r2;
2316 env->regs[3] = regs->r3;
2317 env->regs[4] = regs->r4;
2318 env->regs[5] = regs->r5;
2319 env->regs[6] = regs->r6;
2320 env->regs[7] = regs->r7;
2321 env->regs[8] = regs->r8;
2322 env->regs[9] = regs->r9;
2323 env->regs[10] = regs->r10;
2324 env->regs[11] = regs->r11;
2325 env->regs[12] = regs->r12;
2326 env->regs[13] = regs->r13;
2327 env->regs[14] = info->start_stack;
2328 env->regs[15] = regs->acr;
2329 env->pc = regs->erp;
2330 }
2331 #else
2332 #error unsupported target CPU
2333 #endif
2334
2335 #if defined(TARGET_ARM) || defined(TARGET_M68K)
2336 ts->stack_base = info->start_stack;
2337 ts->heap_base = info->brk;
2338 /* This will be filled in on the first SYS_HEAPINFO call. */
2339 ts->heap_limit = 0;
2340 #endif
2341
2342 if (gdbstub_port) {
2343 gdbserver_start (gdbstub_port);
2344 gdb_handlesig(env, 0);
2345 }
2346 cpu_loop(env);
2347 /* never exits */
2348 return 0;
2349 }
QEMU mirror