]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blob - sound/pci/atiixp.c
projects / mirror_ubuntu-hirsute-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ALSA: usb-audio: Check connector value on resume
[mirror_ubuntu-hirsute-kernel.git] / sound / pci / atiixp.c
1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /*
3 * ALSA driver for ATI IXP 150/200/250/300 AC97 controllers
4 *
5 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
6 */
7
8 #include <linux/io.h>
9 #include <linux/delay.h>
10 #include <linux/interrupt.h>
11 #include <linux/init.h>
12 #include <linux/pci.h>
13 #include <linux/slab.h>
14 #include <linux/module.h>
15 #include <linux/mutex.h>
16 #include <sound/core.h>
17 #include <sound/pcm.h>
18 #include <sound/pcm_params.h>
19 #include <sound/info.h>
20 #include <sound/ac97_codec.h>
21 #include <sound/initval.h>
22
23 MODULE_AUTHOR("Takashi Iwai <tiwai@suse.de>");
24 MODULE_DESCRIPTION("ATI IXP AC97 controller");
25 MODULE_LICENSE("GPL");
26 MODULE_SUPPORTED_DEVICE("{{ATI,IXP150/200/250/300/400/600}}");
27
28 static int index = SNDRV_DEFAULT_IDX1; /* Index 0-MAX */
29 static char *id = SNDRV_DEFAULT_STR1; /* ID for this card */
30 static int ac97_clock = 48000;
31 static char *ac97_quirk;
32 static bool spdif_aclink = 1;
33 static int ac97_codec = -1;
34
35 module_param(index, int, 0444);
36 MODULE_PARM_DESC(index, "Index value for ATI IXP controller.");
37 module_param(id, charp, 0444);
38 MODULE_PARM_DESC(id, "ID string for ATI IXP controller.");
39 module_param(ac97_clock, int, 0444);
40 MODULE_PARM_DESC(ac97_clock, "AC'97 codec clock (default 48000Hz).");
41 module_param(ac97_quirk, charp, 0444);
42 MODULE_PARM_DESC(ac97_quirk, "AC'97 workaround for strange hardware.");
43 module_param(ac97_codec, int, 0444);
44 MODULE_PARM_DESC(ac97_codec, "Specify codec instead of probing.");
45 module_param(spdif_aclink, bool, 0444);
46 MODULE_PARM_DESC(spdif_aclink, "S/PDIF over AC-link.");
47
48 /* just for backward compatibility */
49 static bool enable;
50 module_param(enable, bool, 0444);
51
52
53 /*
54 */
55
56 #define ATI_REG_ISR 0x00 /* interrupt source */
57 #define ATI_REG_ISR_IN_XRUN (1U<<0)
58 #define ATI_REG_ISR_IN_STATUS (1U<<1)
59 #define ATI_REG_ISR_OUT_XRUN (1U<<2)
60 #define ATI_REG_ISR_OUT_STATUS (1U<<3)
61 #define ATI_REG_ISR_SPDF_XRUN (1U<<4)
62 #define ATI_REG_ISR_SPDF_STATUS (1U<<5)
63 #define ATI_REG_ISR_PHYS_INTR (1U<<8)
64 #define ATI_REG_ISR_PHYS_MISMATCH (1U<<9)
65 #define ATI_REG_ISR_CODEC0_NOT_READY (1U<<10)
66 #define ATI_REG_ISR_CODEC1_NOT_READY (1U<<11)
67 #define ATI_REG_ISR_CODEC2_NOT_READY (1U<<12)
68 #define ATI_REG_ISR_NEW_FRAME (1U<<13)
69
70 #define ATI_REG_IER 0x04 /* interrupt enable */
71 #define ATI_REG_IER_IN_XRUN_EN (1U<<0)
72 #define ATI_REG_IER_IO_STATUS_EN (1U<<1)
73 #define ATI_REG_IER_OUT_XRUN_EN (1U<<2)
74 #define ATI_REG_IER_OUT_XRUN_COND (1U<<3)
75 #define ATI_REG_IER_SPDF_XRUN_EN (1U<<4)
76 #define ATI_REG_IER_SPDF_STATUS_EN (1U<<5)
77 #define ATI_REG_IER_PHYS_INTR_EN (1U<<8)
78 #define ATI_REG_IER_PHYS_MISMATCH_EN (1U<<9)
79 #define ATI_REG_IER_CODEC0_INTR_EN (1U<<10)
80 #define ATI_REG_IER_CODEC1_INTR_EN (1U<<11)
81 #define ATI_REG_IER_CODEC2_INTR_EN (1U<<12)
82 #define ATI_REG_IER_NEW_FRAME_EN (1U<<13) /* (RO */
83 #define ATI_REG_IER_SET_BUS_BUSY (1U<<14) /* (WO) audio is running */
84
85 #define ATI_REG_CMD 0x08 /* command */
86 #define ATI_REG_CMD_POWERDOWN (1U<<0)
87 #define ATI_REG_CMD_RECEIVE_EN (1U<<1)
88 #define ATI_REG_CMD_SEND_EN (1U<<2)
89 #define ATI_REG_CMD_STATUS_MEM (1U<<3)
90 #define ATI_REG_CMD_SPDF_OUT_EN (1U<<4)
91 #define ATI_REG_CMD_SPDF_STATUS_MEM (1U<<5)
92 #define ATI_REG_CMD_SPDF_THRESHOLD (3U<<6)
93 #define ATI_REG_CMD_SPDF_THRESHOLD_SHIFT 6
94 #define ATI_REG_CMD_IN_DMA_EN (1U<<8)
95 #define ATI_REG_CMD_OUT_DMA_EN (1U<<9)
96 #define ATI_REG_CMD_SPDF_DMA_EN (1U<<10)
97 #define ATI_REG_CMD_SPDF_OUT_STOPPED (1U<<11)
98 #define ATI_REG_CMD_SPDF_CONFIG_MASK (7U<<12)
99 #define ATI_REG_CMD_SPDF_CONFIG_34 (1U<<12)
100 #define ATI_REG_CMD_SPDF_CONFIG_78 (2U<<12)
101 #define ATI_REG_CMD_SPDF_CONFIG_69 (3U<<12)
102 #define ATI_REG_CMD_SPDF_CONFIG_01 (4U<<12)
103 #define ATI_REG_CMD_INTERLEAVE_SPDF (1U<<16)
104 #define ATI_REG_CMD_AUDIO_PRESENT (1U<<20)
105 #define ATI_REG_CMD_INTERLEAVE_IN (1U<<21)
106 #define ATI_REG_CMD_INTERLEAVE_OUT (1U<<22)
107 #define ATI_REG_CMD_LOOPBACK_EN (1U<<23)
108 #define ATI_REG_CMD_PACKED_DIS (1U<<24)
109 #define ATI_REG_CMD_BURST_EN (1U<<25)
110 #define ATI_REG_CMD_PANIC_EN (1U<<26)
111 #define ATI_REG_CMD_MODEM_PRESENT (1U<<27)
112 #define ATI_REG_CMD_ACLINK_ACTIVE (1U<<28)
113 #define ATI_REG_CMD_AC_SOFT_RESET (1U<<29)
114 #define ATI_REG_CMD_AC_SYNC (1U<<30)
115 #define ATI_REG_CMD_AC_RESET (1U<<31)
116
117 #define ATI_REG_PHYS_OUT_ADDR 0x0c
118 #define ATI_REG_PHYS_OUT_CODEC_MASK (3U<<0)
119 #define ATI_REG_PHYS_OUT_RW (1U<<2)
120 #define ATI_REG_PHYS_OUT_ADDR_EN (1U<<8)
121 #define ATI_REG_PHYS_OUT_ADDR_SHIFT 9
122 #define ATI_REG_PHYS_OUT_DATA_SHIFT 16
123
124 #define ATI_REG_PHYS_IN_ADDR 0x10
125 #define ATI_REG_PHYS_IN_READ_FLAG (1U<<8)
126 #define ATI_REG_PHYS_IN_ADDR_SHIFT 9
127 #define ATI_REG_PHYS_IN_DATA_SHIFT 16
128
129 #define ATI_REG_SLOTREQ 0x14
130
131 #define ATI_REG_COUNTER 0x18
132 #define ATI_REG_COUNTER_SLOT (3U<<0) /* slot # */
133 #define ATI_REG_COUNTER_BITCLOCK (31U<<8)
134
135 #define ATI_REG_IN_FIFO_THRESHOLD 0x1c
136
137 #define ATI_REG_IN_DMA_LINKPTR 0x20
138 #define ATI_REG_IN_DMA_DT_START 0x24 /* RO */
139 #define ATI_REG_IN_DMA_DT_NEXT 0x28 /* RO */
140 #define ATI_REG_IN_DMA_DT_CUR 0x2c /* RO */
141 #define ATI_REG_IN_DMA_DT_SIZE 0x30
142
143 #define ATI_REG_OUT_DMA_SLOT 0x34
144 #define ATI_REG_OUT_DMA_SLOT_BIT(x) (1U << ((x) - 3))
145 #define ATI_REG_OUT_DMA_SLOT_MASK 0x1ff
146 #define ATI_REG_OUT_DMA_THRESHOLD_MASK 0xf800
147 #define ATI_REG_OUT_DMA_THRESHOLD_SHIFT 11
148
149 #define ATI_REG_OUT_DMA_LINKPTR 0x38
150 #define ATI_REG_OUT_DMA_DT_START 0x3c /* RO */
151 #define ATI_REG_OUT_DMA_DT_NEXT 0x40 /* RO */
152 #define ATI_REG_OUT_DMA_DT_CUR 0x44 /* RO */
153 #define ATI_REG_OUT_DMA_DT_SIZE 0x48
154
155 #define ATI_REG_SPDF_CMD 0x4c
156 #define ATI_REG_SPDF_CMD_LFSR (1U<<4)
157 #define ATI_REG_SPDF_CMD_SINGLE_CH (1U<<5)
158 #define ATI_REG_SPDF_CMD_LFSR_ACC (0xff<<8) /* RO */
159
160 #define ATI_REG_SPDF_DMA_LINKPTR 0x50
161 #define ATI_REG_SPDF_DMA_DT_START 0x54 /* RO */
162 #define ATI_REG_SPDF_DMA_DT_NEXT 0x58 /* RO */
163 #define ATI_REG_SPDF_DMA_DT_CUR 0x5c /* RO */
164 #define ATI_REG_SPDF_DMA_DT_SIZE 0x60
165
166 #define ATI_REG_MODEM_MIRROR 0x7c
167 #define ATI_REG_AUDIO_MIRROR 0x80
168
169 #define ATI_REG_6CH_REORDER 0x84 /* reorder slots for 6ch */
170 #define ATI_REG_6CH_REORDER_EN (1U<<0) /* 3,4,7,8,6,9 -> 3,4,6,9,7,8 */
171
172 #define ATI_REG_FIFO_FLUSH 0x88
173 #define ATI_REG_FIFO_OUT_FLUSH (1U<<0)
174 #define ATI_REG_FIFO_IN_FLUSH (1U<<1)
175
176 /* LINKPTR */
177 #define ATI_REG_LINKPTR_EN (1U<<0)
178
179 /* [INT|OUT|SPDIF]_DMA_DT_SIZE */
180 #define ATI_REG_DMA_DT_SIZE (0xffffU<<0)
181 #define ATI_REG_DMA_FIFO_USED (0x1fU<<16)
182 #define ATI_REG_DMA_FIFO_FREE (0x1fU<<21)
183 #define ATI_REG_DMA_STATE (7U<<26)
184
185
186 #define ATI_MAX_DESCRIPTORS 256 /* max number of descriptor packets */
187
188
189 struct atiixp;
190
191 /*
192 * DMA packate descriptor
193 */
194
195 struct atiixp_dma_desc {
196 __le32 addr; /* DMA buffer address */
197 u16 status; /* status bits */
198 u16 size; /* size of the packet in dwords */
199 __le32 next; /* address of the next packet descriptor */
200 };
201
202 /*
203 * stream enum
204 */
205 enum { ATI_DMA_PLAYBACK, ATI_DMA_CAPTURE, ATI_DMA_SPDIF, NUM_ATI_DMAS }; /* DMAs */
206 enum { ATI_PCM_OUT, ATI_PCM_IN, ATI_PCM_SPDIF, NUM_ATI_PCMS }; /* AC97 pcm slots */
207 enum { ATI_PCMDEV_ANALOG, ATI_PCMDEV_DIGITAL, NUM_ATI_PCMDEVS }; /* pcm devices */
208
209 #define NUM_ATI_CODECS 3
210
211
212 /*
213 * constants and callbacks for each DMA type
214 */
215 struct atiixp_dma_ops {
216 int type; /* ATI_DMA_XXX */
217 unsigned int llp_offset; /* LINKPTR offset */
218 unsigned int dt_cur; /* DT_CUR offset */
219 /* called from open callback */
220 void (*enable_dma)(struct atiixp *chip, int on);
221 /* called from trigger (START/STOP) */
222 void (*enable_transfer)(struct atiixp *chip, int on);
223 /* called from trigger (STOP only) */
224 void (*flush_dma)(struct atiixp *chip);
225 };
226
227 /*
228 * DMA stream
229 */
230 struct atiixp_dma {
231 const struct atiixp_dma_ops *ops;
232 struct snd_dma_buffer desc_buf;
233 struct snd_pcm_substream *substream; /* assigned PCM substream */
234 unsigned int buf_addr, buf_bytes; /* DMA buffer address, bytes */
235 unsigned int period_bytes, periods;
236 int opened;
237 int running;
238 int suspended;
239 int pcm_open_flag;
240 int ac97_pcm_type; /* index # of ac97_pcm to access, -1 = not used */
241 unsigned int saved_curptr;
242 };
243
244 /*
245 * ATI IXP chip
246 */
247 struct atiixp {
248 struct snd_card *card;
249 struct pci_dev *pci;
250
251 unsigned long addr;
252 void __iomem *remap_addr;
253 int irq;
254
255 struct snd_ac97_bus *ac97_bus;
256 struct snd_ac97 *ac97[NUM_ATI_CODECS];
257
258 spinlock_t reg_lock;
259
260 struct atiixp_dma dmas[NUM_ATI_DMAS];
261 struct ac97_pcm *pcms[NUM_ATI_PCMS];
262 struct snd_pcm *pcmdevs[NUM_ATI_PCMDEVS];
263
264 int max_channels; /* max. channels for PCM out */
265
266 unsigned int codec_not_ready_bits; /* for codec detection */
267
268 int spdif_over_aclink; /* passed from the module option */
269 struct mutex open_mutex; /* playback open mutex */
270 };
271
272
273 /*
274 */
275 static const struct pci_device_id snd_atiixp_ids[] = {
276 { PCI_VDEVICE(ATI, 0x4341), 0 }, /* SB200 */
277 { PCI_VDEVICE(ATI, 0x4361), 0 }, /* SB300 */
278 { PCI_VDEVICE(ATI, 0x4370), 0 }, /* SB400 */
279 { PCI_VDEVICE(ATI, 0x4382), 0 }, /* SB600 */
280 { 0, }
281 };
282
283 MODULE_DEVICE_TABLE(pci, snd_atiixp_ids);
284
285 static const struct snd_pci_quirk atiixp_quirks[] = {
286 SND_PCI_QUIRK(0x105b, 0x0c81, "Foxconn RC4107MA-RS2", 0),
287 SND_PCI_QUIRK(0x15bd, 0x3100, "DFI RS482", 0),
288 { } /* terminator */
289 };
290
291 /*
292 * lowlevel functions
293 */
294
295 /*
296 * update the bits of the given register.
297 * return 1 if the bits changed.
298 */
299 static int snd_atiixp_update_bits(struct atiixp *chip, unsigned int reg,
300 unsigned int mask, unsigned int value)
301 {
302 void __iomem *addr = chip->remap_addr + reg;
303 unsigned int data, old_data;
304 old_data = data = readl(addr);
305 data &= ~mask;
306 data |= value;
307 if (old_data == data)
308 return 0;
309 writel(data, addr);
310 return 1;
311 }
312
313 /*
314 * macros for easy use
315 */
316 #define atiixp_write(chip,reg,value) \
317 writel(value, chip->remap_addr + ATI_REG_##reg)
318 #define atiixp_read(chip,reg) \
319 readl(chip->remap_addr + ATI_REG_##reg)
320 #define atiixp_update(chip,reg,mask,val) \
321 snd_atiixp_update_bits(chip, ATI_REG_##reg, mask, val)
322
323 /*
324 * handling DMA packets
325 *
326 * we allocate a linear buffer for the DMA, and split it to each packet.
327 * in a future version, a scatter-gather buffer should be implemented.
328 */
329
330 #define ATI_DESC_LIST_SIZE \
331 PAGE_ALIGN(ATI_MAX_DESCRIPTORS * sizeof(struct atiixp_dma_desc))
332
333 /*
334 * build packets ring for the given buffer size.
335 *
336 * IXP handles the buffer descriptors, which are connected as a linked
337 * list. although we can change the list dynamically, in this version,
338 * a static RING of buffer descriptors is used.
339 *
340 * the ring is built in this function, and is set up to the hardware.
341 */
342 static int atiixp_build_dma_packets(struct atiixp *chip, struct atiixp_dma *dma,
343 struct snd_pcm_substream *substream,
344 unsigned int periods,
345 unsigned int period_bytes)
346 {
347 unsigned int i;
348 u32 addr, desc_addr;
349 unsigned long flags;
350
351 if (periods > ATI_MAX_DESCRIPTORS)
352 return -ENOMEM;
353
354 if (dma->desc_buf.area == NULL) {
355 if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
356 &chip->pci->dev,
357 ATI_DESC_LIST_SIZE,
358 &dma->desc_buf) < 0)
359 return -ENOMEM;
360 dma->period_bytes = dma->periods = 0; /* clear */
361 }
362
363 if (dma->periods == periods && dma->period_bytes == period_bytes)
364 return 0;
365
366 /* reset DMA before changing the descriptor table */
367 spin_lock_irqsave(&chip->reg_lock, flags);
368 writel(0, chip->remap_addr + dma->ops->llp_offset);
369 dma->ops->enable_dma(chip, 0);
370 dma->ops->enable_dma(chip, 1);
371 spin_unlock_irqrestore(&chip->reg_lock, flags);
372
373 /* fill the entries */
374 addr = (u32)substream->runtime->dma_addr;
375 desc_addr = (u32)dma->desc_buf.addr;
376 for (i = 0; i < periods; i++) {
377 struct atiixp_dma_desc *desc;
378 desc = &((struct atiixp_dma_desc *)dma->desc_buf.area)[i];
379 desc->addr = cpu_to_le32(addr);
380 desc->status = 0;
381 desc->size = period_bytes >> 2; /* in dwords */
382 desc_addr += sizeof(struct atiixp_dma_desc);
383 if (i == periods - 1)
384 desc->next = cpu_to_le32((u32)dma->desc_buf.addr);
385 else
386 desc->next = cpu_to_le32(desc_addr);
387 addr += period_bytes;
388 }
389
390 writel((u32)dma->desc_buf.addr | ATI_REG_LINKPTR_EN,
391 chip->remap_addr + dma->ops->llp_offset);
392
393 dma->period_bytes = period_bytes;
394 dma->periods = periods;
395
396 return 0;
397 }
398
399 /*
400 * remove the ring buffer and release it if assigned
401 */
402 static void atiixp_clear_dma_packets(struct atiixp *chip, struct atiixp_dma *dma,
403 struct snd_pcm_substream *substream)
404 {
405 if (dma->desc_buf.area) {
406 writel(0, chip->remap_addr + dma->ops->llp_offset);
407 snd_dma_free_pages(&dma->desc_buf);
408 dma->desc_buf.area = NULL;
409 }
410 }
411
412 /*
413 * AC97 interface
414 */
415 static int snd_atiixp_acquire_codec(struct atiixp *chip)
416 {
417 int timeout = 1000;
418
419 while (atiixp_read(chip, PHYS_OUT_ADDR) & ATI_REG_PHYS_OUT_ADDR_EN) {
420 if (! timeout--) {
421 dev_warn(chip->card->dev, "codec acquire timeout\n");
422 return -EBUSY;
423 }
424 udelay(1);
425 }
426 return 0;
427 }
428
429 static unsigned short snd_atiixp_codec_read(struct atiixp *chip, unsigned short codec, unsigned short reg)
430 {
431 unsigned int data;
432 int timeout;
433
434 if (snd_atiixp_acquire_codec(chip) < 0)
435 return 0xffff;
436 data = (reg << ATI_REG_PHYS_OUT_ADDR_SHIFT) |
437 ATI_REG_PHYS_OUT_ADDR_EN |
438 ATI_REG_PHYS_OUT_RW |
439 codec;
440 atiixp_write(chip, PHYS_OUT_ADDR, data);
441 if (snd_atiixp_acquire_codec(chip) < 0)
442 return 0xffff;
443 timeout = 1000;
444 do {
445 data = atiixp_read(chip, PHYS_IN_ADDR);
446 if (data & ATI_REG_PHYS_IN_READ_FLAG)
447 return data >> ATI_REG_PHYS_IN_DATA_SHIFT;
448 udelay(1);
449 } while (--timeout);
450 /* time out may happen during reset */
451 if (reg < 0x7c)
452 dev_warn(chip->card->dev, "codec read timeout (reg %x)\n", reg);
453 return 0xffff;
454 }
455
456
457 static void snd_atiixp_codec_write(struct atiixp *chip, unsigned short codec,
458 unsigned short reg, unsigned short val)
459 {
460 unsigned int data;
461
462 if (snd_atiixp_acquire_codec(chip) < 0)
463 return;
464 data = ((unsigned int)val << ATI_REG_PHYS_OUT_DATA_SHIFT) |
465 ((unsigned int)reg << ATI_REG_PHYS_OUT_ADDR_SHIFT) |
466 ATI_REG_PHYS_OUT_ADDR_EN | codec;
467 atiixp_write(chip, PHYS_OUT_ADDR, data);
468 }
469
470
471 static unsigned short snd_atiixp_ac97_read(struct snd_ac97 *ac97,
472 unsigned short reg)
473 {
474 struct atiixp *chip = ac97->private_data;
475 return snd_atiixp_codec_read(chip, ac97->num, reg);
476
477 }
478
479 static void snd_atiixp_ac97_write(struct snd_ac97 *ac97, unsigned short reg,
480 unsigned short val)
481 {
482 struct atiixp *chip = ac97->private_data;
483 snd_atiixp_codec_write(chip, ac97->num, reg, val);
484 }
485
486 /*
487 * reset AC link
488 */
489 static int snd_atiixp_aclink_reset(struct atiixp *chip)
490 {
491 int timeout;
492
493 /* reset powerdoewn */
494 if (atiixp_update(chip, CMD, ATI_REG_CMD_POWERDOWN, 0))
495 udelay(10);
496
497 /* perform a software reset */
498 atiixp_update(chip, CMD, ATI_REG_CMD_AC_SOFT_RESET, ATI_REG_CMD_AC_SOFT_RESET);
499 atiixp_read(chip, CMD);
500 udelay(10);
501 atiixp_update(chip, CMD, ATI_REG_CMD_AC_SOFT_RESET, 0);
502
503 timeout = 10;
504 while (! (atiixp_read(chip, CMD) & ATI_REG_CMD_ACLINK_ACTIVE)) {
505 /* do a hard reset */
506 atiixp_update(chip, CMD, ATI_REG_CMD_AC_SYNC|ATI_REG_CMD_AC_RESET,
507 ATI_REG_CMD_AC_SYNC);
508 atiixp_read(chip, CMD);
509 mdelay(1);
510 atiixp_update(chip, CMD, ATI_REG_CMD_AC_RESET, ATI_REG_CMD_AC_RESET);
511 if (!--timeout) {
512 dev_err(chip->card->dev, "codec reset timeout\n");
513 break;
514 }
515 }
516
517 /* deassert RESET and assert SYNC to make sure */
518 atiixp_update(chip, CMD, ATI_REG_CMD_AC_SYNC|ATI_REG_CMD_AC_RESET,
519 ATI_REG_CMD_AC_SYNC|ATI_REG_CMD_AC_RESET);
520
521 return 0;
522 }
523
524 #ifdef CONFIG_PM_SLEEP
525 static int snd_atiixp_aclink_down(struct atiixp *chip)
526 {
527 // if (atiixp_read(chip, MODEM_MIRROR) & 0x1) /* modem running, too? */
528 // return -EBUSY;
529 atiixp_update(chip, CMD,
530 ATI_REG_CMD_POWERDOWN | ATI_REG_CMD_AC_RESET,
531 ATI_REG_CMD_POWERDOWN);
532 return 0;
533 }
534 #endif
535
536 /*
537 * auto-detection of codecs
538 *
539 * the IXP chip can generate interrupts for the non-existing codecs.
540 * NEW_FRAME interrupt is used to make sure that the interrupt is generated
541 * even if all three codecs are connected.
542 */
543
544 #define ALL_CODEC_NOT_READY \
545 (ATI_REG_ISR_CODEC0_NOT_READY |\
546 ATI_REG_ISR_CODEC1_NOT_READY |\
547 ATI_REG_ISR_CODEC2_NOT_READY)
548 #define CODEC_CHECK_BITS (ALL_CODEC_NOT_READY|ATI_REG_ISR_NEW_FRAME)
549
550 static int ac97_probing_bugs(struct pci_dev *pci)
551 {
552 const struct snd_pci_quirk *q;
553
554 q = snd_pci_quirk_lookup(pci, atiixp_quirks);
555 if (q) {
556 dev_dbg(&pci->dev, "atiixp quirk for %s. Forcing codec %d\n",
557 snd_pci_quirk_name(q), q->value);
558 return q->value;
559 }
560 /* this hardware doesn't need workarounds. Probe for codec */
561 return -1;
562 }
563
564 static int snd_atiixp_codec_detect(struct atiixp *chip)
565 {
566 int timeout;
567
568 chip->codec_not_ready_bits = 0;
569 if (ac97_codec == -1)
570 ac97_codec = ac97_probing_bugs(chip->pci);
571 if (ac97_codec >= 0) {
572 chip->codec_not_ready_bits |=
573 CODEC_CHECK_BITS ^ (1 << (ac97_codec + 10));
574 return 0;
575 }
576
577 atiixp_write(chip, IER, CODEC_CHECK_BITS);
578 /* wait for the interrupts */
579 timeout = 50;
580 while (timeout-- > 0) {
581 mdelay(1);
582 if (chip->codec_not_ready_bits)
583 break;
584 }
585 atiixp_write(chip, IER, 0); /* disable irqs */
586
587 if ((chip->codec_not_ready_bits & ALL_CODEC_NOT_READY) == ALL_CODEC_NOT_READY) {
588 dev_err(chip->card->dev, "no codec detected!\n");
589 return -ENXIO;
590 }
591 return 0;
592 }
593
594
595 /*
596 * enable DMA and irqs
597 */
598 static int snd_atiixp_chip_start(struct atiixp *chip)
599 {
600 unsigned int reg;
601
602 /* set up spdif, enable burst mode */
603 reg = atiixp_read(chip, CMD);
604 reg |= 0x02 << ATI_REG_CMD_SPDF_THRESHOLD_SHIFT;
605 reg |= ATI_REG_CMD_BURST_EN;
606 atiixp_write(chip, CMD, reg);
607
608 reg = atiixp_read(chip, SPDF_CMD);
609 reg &= ~(ATI_REG_SPDF_CMD_LFSR|ATI_REG_SPDF_CMD_SINGLE_CH);
610 atiixp_write(chip, SPDF_CMD, reg);
611
612 /* clear all interrupt source */
613 atiixp_write(chip, ISR, 0xffffffff);
614 /* enable irqs */
615 atiixp_write(chip, IER,
616 ATI_REG_IER_IO_STATUS_EN |
617 ATI_REG_IER_IN_XRUN_EN |
618 ATI_REG_IER_OUT_XRUN_EN |
619 ATI_REG_IER_SPDF_XRUN_EN |
620 ATI_REG_IER_SPDF_STATUS_EN);
621 return 0;
622 }
623
624
625 /*
626 * disable DMA and IRQs
627 */
628 static int snd_atiixp_chip_stop(struct atiixp *chip)
629 {
630 /* clear interrupt source */
631 atiixp_write(chip, ISR, atiixp_read(chip, ISR));
632 /* disable irqs */
633 atiixp_write(chip, IER, 0);
634 return 0;
635 }
636
637
638 /*
639 * PCM section
640 */
641
642 /*
643 * pointer callback simplly reads XXX_DMA_DT_CUR register as the current
644 * position. when SG-buffer is implemented, the offset must be calculated
645 * correctly...
646 */
647 static snd_pcm_uframes_t snd_atiixp_pcm_pointer(struct snd_pcm_substream *substream)
648 {
649 struct atiixp *chip = snd_pcm_substream_chip(substream);
650 struct snd_pcm_runtime *runtime = substream->runtime;
651 struct atiixp_dma *dma = runtime->private_data;
652 unsigned int curptr;
653 int timeout = 1000;
654
655 while (timeout--) {
656 curptr = readl(chip->remap_addr + dma->ops->dt_cur);
657 if (curptr < dma->buf_addr)
658 continue;
659 curptr -= dma->buf_addr;
660 if (curptr >= dma->buf_bytes)
661 continue;
662 return bytes_to_frames(runtime, curptr);
663 }
664 dev_dbg(chip->card->dev, "invalid DMA pointer read 0x%x (buf=%x)\n",
665 readl(chip->remap_addr + dma->ops->dt_cur), dma->buf_addr);
666 return 0;
667 }
668
669 /*
670 * XRUN detected, and stop the PCM substream
671 */
672 static void snd_atiixp_xrun_dma(struct atiixp *chip, struct atiixp_dma *dma)
673 {
674 if (! dma->substream || ! dma->running)
675 return;
676 dev_dbg(chip->card->dev, "XRUN detected (DMA %d)\n", dma->ops->type);
677 snd_pcm_stop_xrun(dma->substream);
678 }
679
680 /*
681 * the period ack. update the substream.
682 */
683 static void snd_atiixp_update_dma(struct atiixp *chip, struct atiixp_dma *dma)
684 {
685 if (! dma->substream || ! dma->running)
686 return;
687 snd_pcm_period_elapsed(dma->substream);
688 }
689
690 /* set BUS_BUSY interrupt bit if any DMA is running */
691 /* call with spinlock held */
692 static void snd_atiixp_check_bus_busy(struct atiixp *chip)
693 {
694 unsigned int bus_busy;
695 if (atiixp_read(chip, CMD) & (ATI_REG_CMD_SEND_EN |
696 ATI_REG_CMD_RECEIVE_EN |
697 ATI_REG_CMD_SPDF_OUT_EN))
698 bus_busy = ATI_REG_IER_SET_BUS_BUSY;
699 else
700 bus_busy = 0;
701 atiixp_update(chip, IER, ATI_REG_IER_SET_BUS_BUSY, bus_busy);
702 }
703
704 /* common trigger callback
705 * calling the lowlevel callbacks in it
706 */
707 static int snd_atiixp_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
708 {
709 struct atiixp *chip = snd_pcm_substream_chip(substream);
710 struct atiixp_dma *dma = substream->runtime->private_data;
711 int err = 0;
712
713 if (snd_BUG_ON(!dma->ops->enable_transfer ||
714 !dma->ops->flush_dma))
715 return -EINVAL;
716
717 spin_lock(&chip->reg_lock);
718 switch (cmd) {
719 case SNDRV_PCM_TRIGGER_START:
720 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
721 case SNDRV_PCM_TRIGGER_RESUME:
722 if (dma->running && dma->suspended &&
723 cmd == SNDRV_PCM_TRIGGER_RESUME)
724 writel(dma->saved_curptr, chip->remap_addr +
725 dma->ops->dt_cur);
726 dma->ops->enable_transfer(chip, 1);
727 dma->running = 1;
728 dma->suspended = 0;
729 break;
730 case SNDRV_PCM_TRIGGER_STOP:
731 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
732 case SNDRV_PCM_TRIGGER_SUSPEND:
733 dma->suspended = cmd == SNDRV_PCM_TRIGGER_SUSPEND;
734 if (dma->running && dma->suspended)
735 dma->saved_curptr = readl(chip->remap_addr +
736 dma->ops->dt_cur);
737 dma->ops->enable_transfer(chip, 0);
738 dma->running = 0;
739 break;
740 default:
741 err = -EINVAL;
742 break;
743 }
744 if (! err) {
745 snd_atiixp_check_bus_busy(chip);
746 if (cmd == SNDRV_PCM_TRIGGER_STOP) {
747 dma->ops->flush_dma(chip);
748 snd_atiixp_check_bus_busy(chip);
749 }
750 }
751 spin_unlock(&chip->reg_lock);
752 return err;
753 }
754
755
756 /*
757 * lowlevel callbacks for each DMA type
758 *
759 * every callback is supposed to be called in chip->reg_lock spinlock
760 */
761
762 /* flush FIFO of analog OUT DMA */
763 static void atiixp_out_flush_dma(struct atiixp *chip)
764 {
765 atiixp_write(chip, FIFO_FLUSH, ATI_REG_FIFO_OUT_FLUSH);
766 }
767
768 /* enable/disable analog OUT DMA */
769 static void atiixp_out_enable_dma(struct atiixp *chip, int on)
770 {
771 unsigned int data;
772 data = atiixp_read(chip, CMD);
773 if (on) {
774 if (data & ATI_REG_CMD_OUT_DMA_EN)
775 return;
776 atiixp_out_flush_dma(chip);
777 data |= ATI_REG_CMD_OUT_DMA_EN;
778 } else
779 data &= ~ATI_REG_CMD_OUT_DMA_EN;
780 atiixp_write(chip, CMD, data);
781 }
782
783 /* start/stop transfer over OUT DMA */
784 static void atiixp_out_enable_transfer(struct atiixp *chip, int on)
785 {
786 atiixp_update(chip, CMD, ATI_REG_CMD_SEND_EN,
787 on ? ATI_REG_CMD_SEND_EN : 0);
788 }
789
790 /* enable/disable analog IN DMA */
791 static void atiixp_in_enable_dma(struct atiixp *chip, int on)
792 {
793 atiixp_update(chip, CMD, ATI_REG_CMD_IN_DMA_EN,
794 on ? ATI_REG_CMD_IN_DMA_EN : 0);
795 }
796
797 /* start/stop analog IN DMA */
798 static void atiixp_in_enable_transfer(struct atiixp *chip, int on)
799 {
800 if (on) {
801 unsigned int data = atiixp_read(chip, CMD);
802 if (! (data & ATI_REG_CMD_RECEIVE_EN)) {
803 data |= ATI_REG_CMD_RECEIVE_EN;
804 #if 0 /* FIXME: this causes the endless loop */
805 /* wait until slot 3/4 are finished */
806 while ((atiixp_read(chip, COUNTER) &
807 ATI_REG_COUNTER_SLOT) != 5)
808 ;
809 #endif
810 atiixp_write(chip, CMD, data);
811 }
812 } else
813 atiixp_update(chip, CMD, ATI_REG_CMD_RECEIVE_EN, 0);
814 }
815
816 /* flush FIFO of analog IN DMA */
817 static void atiixp_in_flush_dma(struct atiixp *chip)
818 {
819 atiixp_write(chip, FIFO_FLUSH, ATI_REG_FIFO_IN_FLUSH);
820 }
821
822 /* enable/disable SPDIF OUT DMA */
823 static void atiixp_spdif_enable_dma(struct atiixp *chip, int on)
824 {
825 atiixp_update(chip, CMD, ATI_REG_CMD_SPDF_DMA_EN,
826 on ? ATI_REG_CMD_SPDF_DMA_EN : 0);
827 }
828
829 /* start/stop SPDIF OUT DMA */
830 static void atiixp_spdif_enable_transfer(struct atiixp *chip, int on)
831 {
832 unsigned int data;
833 data = atiixp_read(chip, CMD);
834 if (on)
835 data |= ATI_REG_CMD_SPDF_OUT_EN;
836 else
837 data &= ~ATI_REG_CMD_SPDF_OUT_EN;
838 atiixp_write(chip, CMD, data);
839 }
840
841 /* flush FIFO of SPDIF OUT DMA */
842 static void atiixp_spdif_flush_dma(struct atiixp *chip)
843 {
844 int timeout;
845
846 /* DMA off, transfer on */
847 atiixp_spdif_enable_dma(chip, 0);
848 atiixp_spdif_enable_transfer(chip, 1);
849
850 timeout = 100;
851 do {
852 if (! (atiixp_read(chip, SPDF_DMA_DT_SIZE) & ATI_REG_DMA_FIFO_USED))
853 break;
854 udelay(1);
855 } while (timeout-- > 0);
856
857 atiixp_spdif_enable_transfer(chip, 0);
858 }
859
860 /* set up slots and formats for SPDIF OUT */
861 static int snd_atiixp_spdif_prepare(struct snd_pcm_substream *substream)
862 {
863 struct atiixp *chip = snd_pcm_substream_chip(substream);
864
865 spin_lock_irq(&chip->reg_lock);
866 if (chip->spdif_over_aclink) {
867 unsigned int data;
868 /* enable slots 10/11 */
869 atiixp_update(chip, CMD, ATI_REG_CMD_SPDF_CONFIG_MASK,
870 ATI_REG_CMD_SPDF_CONFIG_01);
871 data = atiixp_read(chip, OUT_DMA_SLOT) & ~ATI_REG_OUT_DMA_SLOT_MASK;
872 data |= ATI_REG_OUT_DMA_SLOT_BIT(10) |
873 ATI_REG_OUT_DMA_SLOT_BIT(11);
874 data |= 0x04 << ATI_REG_OUT_DMA_THRESHOLD_SHIFT;
875 atiixp_write(chip, OUT_DMA_SLOT, data);
876 atiixp_update(chip, CMD, ATI_REG_CMD_INTERLEAVE_OUT,
877 substream->runtime->format == SNDRV_PCM_FORMAT_S16_LE ?
878 ATI_REG_CMD_INTERLEAVE_OUT : 0);
879 } else {
880 atiixp_update(chip, CMD, ATI_REG_CMD_SPDF_CONFIG_MASK, 0);
881 atiixp_update(chip, CMD, ATI_REG_CMD_INTERLEAVE_SPDF, 0);
882 }
883 spin_unlock_irq(&chip->reg_lock);
884 return 0;
885 }
886
887 /* set up slots and formats for analog OUT */
888 static int snd_atiixp_playback_prepare(struct snd_pcm_substream *substream)
889 {
890 struct atiixp *chip = snd_pcm_substream_chip(substream);
891 unsigned int data;
892
893 spin_lock_irq(&chip->reg_lock);
894 data = atiixp_read(chip, OUT_DMA_SLOT) & ~ATI_REG_OUT_DMA_SLOT_MASK;
895 switch (substream->runtime->channels) {
896 case 8:
897 data |= ATI_REG_OUT_DMA_SLOT_BIT(10) |
898 ATI_REG_OUT_DMA_SLOT_BIT(11);
899 fallthrough;
900 case 6:
901 data |= ATI_REG_OUT_DMA_SLOT_BIT(7) |
902 ATI_REG_OUT_DMA_SLOT_BIT(8);
903 fallthrough;
904 case 4:
905 data |= ATI_REG_OUT_DMA_SLOT_BIT(6) |
906 ATI_REG_OUT_DMA_SLOT_BIT(9);
907 fallthrough;
908 default:
909 data |= ATI_REG_OUT_DMA_SLOT_BIT(3) |
910 ATI_REG_OUT_DMA_SLOT_BIT(4);
911 break;
912 }
913
914 /* set output threshold */
915 data |= 0x04 << ATI_REG_OUT_DMA_THRESHOLD_SHIFT;
916 atiixp_write(chip, OUT_DMA_SLOT, data);
917
918 atiixp_update(chip, CMD, ATI_REG_CMD_INTERLEAVE_OUT,
919 substream->runtime->format == SNDRV_PCM_FORMAT_S16_LE ?
920 ATI_REG_CMD_INTERLEAVE_OUT : 0);
921
922 /*
923 * enable 6 channel re-ordering bit if needed
924 */
925 atiixp_update(chip, 6CH_REORDER, ATI_REG_6CH_REORDER_EN,
926 substream->runtime->channels >= 6 ? ATI_REG_6CH_REORDER_EN: 0);
927
928 spin_unlock_irq(&chip->reg_lock);
929 return 0;
930 }
931
932 /* set up slots and formats for analog IN */
933 static int snd_atiixp_capture_prepare(struct snd_pcm_substream *substream)
934 {
935 struct atiixp *chip = snd_pcm_substream_chip(substream);
936
937 spin_lock_irq(&chip->reg_lock);
938 atiixp_update(chip, CMD, ATI_REG_CMD_INTERLEAVE_IN,
939 substream->runtime->format == SNDRV_PCM_FORMAT_S16_LE ?
940 ATI_REG_CMD_INTERLEAVE_IN : 0);
941 spin_unlock_irq(&chip->reg_lock);
942 return 0;
943 }
944
945 /*
946 * hw_params - allocate the buffer and set up buffer descriptors
947 */
948 static int snd_atiixp_pcm_hw_params(struct snd_pcm_substream *substream,
949 struct snd_pcm_hw_params *hw_params)
950 {
951 struct atiixp *chip = snd_pcm_substream_chip(substream);
952 struct atiixp_dma *dma = substream->runtime->private_data;
953 int err;
954
955 dma->buf_addr = substream->runtime->dma_addr;
956 dma->buf_bytes = params_buffer_bytes(hw_params);
957
958 err = atiixp_build_dma_packets(chip, dma, substream,
959 params_periods(hw_params),
960 params_period_bytes(hw_params));
961 if (err < 0)
962 return err;
963
964 if (dma->ac97_pcm_type >= 0) {
965 struct ac97_pcm *pcm = chip->pcms[dma->ac97_pcm_type];
966 /* PCM is bound to AC97 codec(s)
967 * set up the AC97 codecs
968 */
969 if (dma->pcm_open_flag) {
970 snd_ac97_pcm_close(pcm);
971 dma->pcm_open_flag = 0;
972 }
973 err = snd_ac97_pcm_open(pcm, params_rate(hw_params),
974 params_channels(hw_params),
975 pcm->r[0].slots);
976 if (err >= 0)
977 dma->pcm_open_flag = 1;
978 }
979
980 return err;
981 }
982
983 static int snd_atiixp_pcm_hw_free(struct snd_pcm_substream *substream)
984 {
985 struct atiixp *chip = snd_pcm_substream_chip(substream);
986 struct atiixp_dma *dma = substream->runtime->private_data;
987
988 if (dma->pcm_open_flag) {
989 struct ac97_pcm *pcm = chip->pcms[dma->ac97_pcm_type];
990 snd_ac97_pcm_close(pcm);
991 dma->pcm_open_flag = 0;
992 }
993 atiixp_clear_dma_packets(chip, dma, substream);
994 return 0;
995 }
996
997
998 /*
999 * pcm hardware definition, identical for all DMA types
1000 */
1001 static const struct snd_pcm_hardware snd_atiixp_pcm_hw =
1002 {
1003 .info = (SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_INTERLEAVED |
1004 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1005 SNDRV_PCM_INFO_PAUSE |
1006 SNDRV_PCM_INFO_RESUME |
1007 SNDRV_PCM_INFO_MMAP_VALID),
1008 .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE,
1009 .rates = SNDRV_PCM_RATE_48000,
1010 .rate_min = 48000,
1011 .rate_max = 48000,
1012 .channels_min = 2,
1013 .channels_max = 2,
1014 .buffer_bytes_max = 256 * 1024,
1015 .period_bytes_min = 32,
1016 .period_bytes_max = 128 * 1024,
1017 .periods_min = 2,
1018 .periods_max = ATI_MAX_DESCRIPTORS,
1019 };
1020
1021 static int snd_atiixp_pcm_open(struct snd_pcm_substream *substream,
1022 struct atiixp_dma *dma, int pcm_type)
1023 {
1024 struct atiixp *chip = snd_pcm_substream_chip(substream);
1025 struct snd_pcm_runtime *runtime = substream->runtime;
1026 int err;
1027
1028 if (snd_BUG_ON(!dma->ops || !dma->ops->enable_dma))
1029 return -EINVAL;
1030
1031 if (dma->opened)
1032 return -EBUSY;
1033 dma->substream = substream;
1034 runtime->hw = snd_atiixp_pcm_hw;
1035 dma->ac97_pcm_type = pcm_type;
1036 if (pcm_type >= 0) {
1037 runtime->hw.rates = chip->pcms[pcm_type]->rates;
1038 snd_pcm_limit_hw_rates(runtime);
1039 } else {
1040 /* direct SPDIF */
1041 runtime->hw.formats = SNDRV_PCM_FMTBIT_IEC958_SUBFRAME_LE;
1042 }
1043 if ((err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS)) < 0)
1044 return err;
1045 runtime->private_data = dma;
1046
1047 /* enable DMA bits */
1048 spin_lock_irq(&chip->reg_lock);
1049 dma->ops->enable_dma(chip, 1);
1050 spin_unlock_irq(&chip->reg_lock);
1051 dma->opened = 1;
1052
1053 return 0;
1054 }
1055
1056 static int snd_atiixp_pcm_close(struct snd_pcm_substream *substream,
1057 struct atiixp_dma *dma)
1058 {
1059 struct atiixp *chip = snd_pcm_substream_chip(substream);
1060 /* disable DMA bits */
1061 if (snd_BUG_ON(!dma->ops || !dma->ops->enable_dma))
1062 return -EINVAL;
1063 spin_lock_irq(&chip->reg_lock);
1064 dma->ops->enable_dma(chip, 0);
1065 spin_unlock_irq(&chip->reg_lock);
1066 dma->substream = NULL;
1067 dma->opened = 0;
1068 return 0;
1069 }
1070
1071 /*
1072 */
1073 static int snd_atiixp_playback_open(struct snd_pcm_substream *substream)
1074 {
1075 struct atiixp *chip = snd_pcm_substream_chip(substream);
1076 int err;
1077
1078 mutex_lock(&chip->open_mutex);
1079 err = snd_atiixp_pcm_open(substream, &chip->dmas[ATI_DMA_PLAYBACK], 0);
1080 mutex_unlock(&chip->open_mutex);
1081 if (err < 0)
1082 return err;
1083 substream->runtime->hw.channels_max = chip->max_channels;
1084 if (chip->max_channels > 2)
1085 /* channels must be even */
1086 snd_pcm_hw_constraint_step(substream->runtime, 0,
1087 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
1088 return 0;
1089 }
1090
1091 static int snd_atiixp_playback_close(struct snd_pcm_substream *substream)
1092 {
1093 struct atiixp *chip = snd_pcm_substream_chip(substream);
1094 int err;
1095 mutex_lock(&chip->open_mutex);
1096 err = snd_atiixp_pcm_close(substream, &chip->dmas[ATI_DMA_PLAYBACK]);
1097 mutex_unlock(&chip->open_mutex);
1098 return err;
1099 }
1100
1101 static int snd_atiixp_capture_open(struct snd_pcm_substream *substream)
1102 {
1103 struct atiixp *chip = snd_pcm_substream_chip(substream);
1104 return snd_atiixp_pcm_open(substream, &chip->dmas[ATI_DMA_CAPTURE], 1);
1105 }
1106
1107 static int snd_atiixp_capture_close(struct snd_pcm_substream *substream)
1108 {
1109 struct atiixp *chip = snd_pcm_substream_chip(substream);
1110 return snd_atiixp_pcm_close(substream, &chip->dmas[ATI_DMA_CAPTURE]);
1111 }
1112
1113 static int snd_atiixp_spdif_open(struct snd_pcm_substream *substream)
1114 {
1115 struct atiixp *chip = snd_pcm_substream_chip(substream);
1116 int err;
1117 mutex_lock(&chip->open_mutex);
1118 if (chip->spdif_over_aclink) /* share DMA_PLAYBACK */
1119 err = snd_atiixp_pcm_open(substream, &chip->dmas[ATI_DMA_PLAYBACK], 2);
1120 else
1121 err = snd_atiixp_pcm_open(substream, &chip->dmas[ATI_DMA_SPDIF], -1);
1122 mutex_unlock(&chip->open_mutex);
1123 return err;
1124 }
1125
1126 static int snd_atiixp_spdif_close(struct snd_pcm_substream *substream)
1127 {
1128 struct atiixp *chip = snd_pcm_substream_chip(substream);
1129 int err;
1130 mutex_lock(&chip->open_mutex);
1131 if (chip->spdif_over_aclink)
1132 err = snd_atiixp_pcm_close(substream, &chip->dmas[ATI_DMA_PLAYBACK]);
1133 else
1134 err = snd_atiixp_pcm_close(substream, &chip->dmas[ATI_DMA_SPDIF]);
1135 mutex_unlock(&chip->open_mutex);
1136 return err;
1137 }
1138
1139 /* AC97 playback */
1140 static const struct snd_pcm_ops snd_atiixp_playback_ops = {
1141 .open = snd_atiixp_playback_open,
1142 .close = snd_atiixp_playback_close,
1143 .hw_params = snd_atiixp_pcm_hw_params,
1144 .hw_free = snd_atiixp_pcm_hw_free,
1145 .prepare = snd_atiixp_playback_prepare,
1146 .trigger = snd_atiixp_pcm_trigger,
1147 .pointer = snd_atiixp_pcm_pointer,
1148 };
1149
1150 /* AC97 capture */
1151 static const struct snd_pcm_ops snd_atiixp_capture_ops = {
1152 .open = snd_atiixp_capture_open,
1153 .close = snd_atiixp_capture_close,
1154 .hw_params = snd_atiixp_pcm_hw_params,
1155 .hw_free = snd_atiixp_pcm_hw_free,
1156 .prepare = snd_atiixp_capture_prepare,
1157 .trigger = snd_atiixp_pcm_trigger,
1158 .pointer = snd_atiixp_pcm_pointer,
1159 };
1160
1161 /* SPDIF playback */
1162 static const struct snd_pcm_ops snd_atiixp_spdif_ops = {
1163 .open = snd_atiixp_spdif_open,
1164 .close = snd_atiixp_spdif_close,
1165 .hw_params = snd_atiixp_pcm_hw_params,
1166 .hw_free = snd_atiixp_pcm_hw_free,
1167 .prepare = snd_atiixp_spdif_prepare,
1168 .trigger = snd_atiixp_pcm_trigger,
1169 .pointer = snd_atiixp_pcm_pointer,
1170 };
1171
1172 static const struct ac97_pcm atiixp_pcm_defs[] = {
1173 /* front PCM */
1174 {
1175 .exclusive = 1,
1176 .r = { {
1177 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1178 (1 << AC97_SLOT_PCM_RIGHT) |
1179 (1 << AC97_SLOT_PCM_CENTER) |
1180 (1 << AC97_SLOT_PCM_SLEFT) |
1181 (1 << AC97_SLOT_PCM_SRIGHT) |
1182 (1 << AC97_SLOT_LFE)
1183 }
1184 }
1185 },
1186 /* PCM IN #1 */
1187 {
1188 .stream = 1,
1189 .exclusive = 1,
1190 .r = { {
1191 .slots = (1 << AC97_SLOT_PCM_LEFT) |
1192 (1 << AC97_SLOT_PCM_RIGHT)
1193 }
1194 }
1195 },
1196 /* S/PDIF OUT (optional) */
1197 {
1198 .exclusive = 1,
1199 .spdif = 1,
1200 .r = { {
1201 .slots = (1 << AC97_SLOT_SPDIF_LEFT2) |
1202 (1 << AC97_SLOT_SPDIF_RIGHT2)
1203 }
1204 }
1205 },
1206 };
1207
1208 static const struct atiixp_dma_ops snd_atiixp_playback_dma_ops = {
1209 .type = ATI_DMA_PLAYBACK,
1210 .llp_offset = ATI_REG_OUT_DMA_LINKPTR,
1211 .dt_cur = ATI_REG_OUT_DMA_DT_CUR,
1212 .enable_dma = atiixp_out_enable_dma,
1213 .enable_transfer = atiixp_out_enable_transfer,
1214 .flush_dma = atiixp_out_flush_dma,
1215 };
1216
1217 static const struct atiixp_dma_ops snd_atiixp_capture_dma_ops = {
1218 .type = ATI_DMA_CAPTURE,
1219 .llp_offset = ATI_REG_IN_DMA_LINKPTR,
1220 .dt_cur = ATI_REG_IN_DMA_DT_CUR,
1221 .enable_dma = atiixp_in_enable_dma,
1222 .enable_transfer = atiixp_in_enable_transfer,
1223 .flush_dma = atiixp_in_flush_dma,
1224 };
1225
1226 static const struct atiixp_dma_ops snd_atiixp_spdif_dma_ops = {
1227 .type = ATI_DMA_SPDIF,
1228 .llp_offset = ATI_REG_SPDF_DMA_LINKPTR,
1229 .dt_cur = ATI_REG_SPDF_DMA_DT_CUR,
1230 .enable_dma = atiixp_spdif_enable_dma,
1231 .enable_transfer = atiixp_spdif_enable_transfer,
1232 .flush_dma = atiixp_spdif_flush_dma,
1233 };
1234
1235
1236 static int snd_atiixp_pcm_new(struct atiixp *chip)
1237 {
1238 struct snd_pcm *pcm;
1239 struct snd_pcm_chmap *chmap;
1240 struct snd_ac97_bus *pbus = chip->ac97_bus;
1241 int err, i, num_pcms;
1242
1243 /* initialize constants */
1244 chip->dmas[ATI_DMA_PLAYBACK].ops = &snd_atiixp_playback_dma_ops;
1245 chip->dmas[ATI_DMA_CAPTURE].ops = &snd_atiixp_capture_dma_ops;
1246 if (! chip->spdif_over_aclink)
1247 chip->dmas[ATI_DMA_SPDIF].ops = &snd_atiixp_spdif_dma_ops;
1248
1249 /* assign AC97 pcm */
1250 if (chip->spdif_over_aclink)
1251 num_pcms = 3;
1252 else
1253 num_pcms = 2;
1254 err = snd_ac97_pcm_assign(pbus, num_pcms, atiixp_pcm_defs);
1255 if (err < 0)
1256 return err;
1257 for (i = 0; i < num_pcms; i++)
1258 chip->pcms[i] = &pbus->pcms[i];
1259
1260 chip->max_channels = 2;
1261 if (pbus->pcms[ATI_PCM_OUT].r[0].slots & (1 << AC97_SLOT_PCM_SLEFT)) {
1262 if (pbus->pcms[ATI_PCM_OUT].r[0].slots & (1 << AC97_SLOT_LFE))
1263 chip->max_channels = 6;
1264 else
1265 chip->max_channels = 4;
1266 }
1267
1268 /* PCM #0: analog I/O */
1269 err = snd_pcm_new(chip->card, "ATI IXP AC97",
1270 ATI_PCMDEV_ANALOG, 1, 1, &pcm);
1271 if (err < 0)
1272 return err;
1273 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_atiixp_playback_ops);
1274 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_atiixp_capture_ops);
1275 pcm->private_data = chip;
1276 strcpy(pcm->name, "ATI IXP AC97");
1277 chip->pcmdevs[ATI_PCMDEV_ANALOG] = pcm;
1278
1279 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
1280 &chip->pci->dev, 64*1024, 128*1024);
1281
1282 err = snd_pcm_add_chmap_ctls(pcm, SNDRV_PCM_STREAM_PLAYBACK,
1283 snd_pcm_alt_chmaps, chip->max_channels, 0,
1284 &chmap);
1285 if (err < 0)
1286 return err;
1287 chmap->channel_mask = SND_PCM_CHMAP_MASK_2468;
1288 chip->ac97[0]->chmaps[SNDRV_PCM_STREAM_PLAYBACK] = chmap;
1289
1290 /* no SPDIF support on codec? */
1291 if (chip->pcms[ATI_PCM_SPDIF] && ! chip->pcms[ATI_PCM_SPDIF]->rates)
1292 return 0;
1293
1294 /* FIXME: non-48k sample rate doesn't work on my test machine with AD1888 */
1295 if (chip->pcms[ATI_PCM_SPDIF])
1296 chip->pcms[ATI_PCM_SPDIF]->rates = SNDRV_PCM_RATE_48000;
1297
1298 /* PCM #1: spdif playback */
1299 err = snd_pcm_new(chip->card, "ATI IXP IEC958",
1300 ATI_PCMDEV_DIGITAL, 1, 0, &pcm);
1301 if (err < 0)
1302 return err;
1303 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_atiixp_spdif_ops);
1304 pcm->private_data = chip;
1305 if (chip->spdif_over_aclink)
1306 strcpy(pcm->name, "ATI IXP IEC958 (AC97)");
1307 else
1308 strcpy(pcm->name, "ATI IXP IEC958 (Direct)");
1309 chip->pcmdevs[ATI_PCMDEV_DIGITAL] = pcm;
1310
1311 snd_pcm_set_managed_buffer_all(pcm, SNDRV_DMA_TYPE_DEV,
1312 &chip->pci->dev, 64*1024, 128*1024);
1313
1314 /* pre-select AC97 SPDIF slots 10/11 */
1315 for (i = 0; i < NUM_ATI_CODECS; i++) {
1316 if (chip->ac97[i])
1317 snd_ac97_update_bits(chip->ac97[i],
1318 AC97_EXTENDED_STATUS,
1319 0x03 << 4, 0x03 << 4);
1320 }
1321
1322 return 0;
1323 }
1324
1325
1326
1327 /*
1328 * interrupt handler
1329 */
1330 static irqreturn_t snd_atiixp_interrupt(int irq, void *dev_id)
1331 {
1332 struct atiixp *chip = dev_id;
1333 unsigned int status;
1334
1335 status = atiixp_read(chip, ISR);
1336
1337 if (! status)
1338 return IRQ_NONE;
1339
1340 /* process audio DMA */
1341 if (status & ATI_REG_ISR_OUT_XRUN)
1342 snd_atiixp_xrun_dma(chip, &chip->dmas[ATI_DMA_PLAYBACK]);
1343 else if (status & ATI_REG_ISR_OUT_STATUS)
1344 snd_atiixp_update_dma(chip, &chip->dmas[ATI_DMA_PLAYBACK]);
1345 if (status & ATI_REG_ISR_IN_XRUN)
1346 snd_atiixp_xrun_dma(chip, &chip->dmas[ATI_DMA_CAPTURE]);
1347 else if (status & ATI_REG_ISR_IN_STATUS)
1348 snd_atiixp_update_dma(chip, &chip->dmas[ATI_DMA_CAPTURE]);
1349 if (! chip->spdif_over_aclink) {
1350 if (status & ATI_REG_ISR_SPDF_XRUN)
1351 snd_atiixp_xrun_dma(chip, &chip->dmas[ATI_DMA_SPDIF]);
1352 else if (status & ATI_REG_ISR_SPDF_STATUS)
1353 snd_atiixp_update_dma(chip, &chip->dmas[ATI_DMA_SPDIF]);
1354 }
1355
1356 /* for codec detection */
1357 if (status & CODEC_CHECK_BITS) {
1358 unsigned int detected;
1359 detected = status & CODEC_CHECK_BITS;
1360 spin_lock(&chip->reg_lock);
1361 chip->codec_not_ready_bits |= detected;
1362 atiixp_update(chip, IER, detected, 0); /* disable the detected irqs */
1363 spin_unlock(&chip->reg_lock);
1364 }
1365
1366 /* ack */
1367 atiixp_write(chip, ISR, status);
1368
1369 return IRQ_HANDLED;
1370 }
1371
1372
1373 /*
1374 * ac97 mixer section
1375 */
1376
1377 static const struct ac97_quirk ac97_quirks[] = {
1378 {
1379 .subvendor = 0x103c,
1380 .subdevice = 0x006b,
1381 .name = "HP Pavilion ZV5030US",
1382 .type = AC97_TUNE_MUTE_LED
1383 },
1384 {
1385 .subvendor = 0x103c,
1386 .subdevice = 0x308b,
1387 .name = "HP nx6125",
1388 .type = AC97_TUNE_MUTE_LED
1389 },
1390 {
1391 .subvendor = 0x103c,
1392 .subdevice = 0x3091,
1393 .name = "unknown HP",
1394 .type = AC97_TUNE_MUTE_LED
1395 },
1396 { } /* terminator */
1397 };
1398
1399 static int snd_atiixp_mixer_new(struct atiixp *chip, int clock,
1400 const char *quirk_override)
1401 {
1402 struct snd_ac97_bus *pbus;
1403 struct snd_ac97_template ac97;
1404 int i, err;
1405 int codec_count;
1406 static const struct snd_ac97_bus_ops ops = {
1407 .write = snd_atiixp_ac97_write,
1408 .read = snd_atiixp_ac97_read,
1409 };
1410 static const unsigned int codec_skip[NUM_ATI_CODECS] = {
1411 ATI_REG_ISR_CODEC0_NOT_READY,
1412 ATI_REG_ISR_CODEC1_NOT_READY,
1413 ATI_REG_ISR_CODEC2_NOT_READY,
1414 };
1415
1416 if (snd_atiixp_codec_detect(chip) < 0)
1417 return -ENXIO;
1418
1419 if ((err = snd_ac97_bus(chip->card, 0, &ops, chip, &pbus)) < 0)
1420 return err;
1421 pbus->clock = clock;
1422 chip->ac97_bus = pbus;
1423
1424 codec_count = 0;
1425 for (i = 0; i < NUM_ATI_CODECS; i++) {
1426 if (chip->codec_not_ready_bits & codec_skip[i])
1427 continue;
1428 memset(&ac97, 0, sizeof(ac97));
1429 ac97.private_data = chip;
1430 ac97.pci = chip->pci;
1431 ac97.num = i;
1432 ac97.scaps = AC97_SCAP_SKIP_MODEM | AC97_SCAP_POWER_SAVE;
1433 if (! chip->spdif_over_aclink)
1434 ac97.scaps |= AC97_SCAP_NO_SPDIF;
1435 if ((err = snd_ac97_mixer(pbus, &ac97, &chip->ac97[i])) < 0) {
1436 chip->ac97[i] = NULL; /* to be sure */
1437 dev_dbg(chip->card->dev,
1438 "codec %d not available for audio\n", i);
1439 continue;
1440 }
1441 codec_count++;
1442 }
1443
1444 if (! codec_count) {
1445 dev_err(chip->card->dev, "no codec available\n");
1446 return -ENODEV;
1447 }
1448
1449 snd_ac97_tune_hardware(chip->ac97[0], ac97_quirks, quirk_override);
1450
1451 return 0;
1452 }
1453
1454
1455 #ifdef CONFIG_PM_SLEEP
1456 /*
1457 * power management
1458 */
1459 static int snd_atiixp_suspend(struct device *dev)
1460 {
1461 struct snd_card *card = dev_get_drvdata(dev);
1462 struct atiixp *chip = card->private_data;
1463 int i;
1464
1465 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
1466 for (i = 0; i < NUM_ATI_CODECS; i++)
1467 snd_ac97_suspend(chip->ac97[i]);
1468 snd_atiixp_aclink_down(chip);
1469 snd_atiixp_chip_stop(chip);
1470 return 0;
1471 }
1472
1473 static int snd_atiixp_resume(struct device *dev)
1474 {
1475 struct snd_card *card = dev_get_drvdata(dev);
1476 struct atiixp *chip = card->private_data;
1477 int i;
1478
1479 snd_atiixp_aclink_reset(chip);
1480 snd_atiixp_chip_start(chip);
1481
1482 for (i = 0; i < NUM_ATI_CODECS; i++)
1483 snd_ac97_resume(chip->ac97[i]);
1484
1485 for (i = 0; i < NUM_ATI_PCMDEVS; i++)
1486 if (chip->pcmdevs[i]) {
1487 struct atiixp_dma *dma = &chip->dmas[i];
1488 if (dma->substream && dma->suspended) {
1489 dma->ops->enable_dma(chip, 1);
1490 dma->substream->ops->prepare(dma->substream);
1491 writel((u32)dma->desc_buf.addr | ATI_REG_LINKPTR_EN,
1492 chip->remap_addr + dma->ops->llp_offset);
1493 }
1494 }
1495
1496 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1497 return 0;
1498 }
1499
1500 static SIMPLE_DEV_PM_OPS(snd_atiixp_pm, snd_atiixp_suspend, snd_atiixp_resume);
1501 #define SND_ATIIXP_PM_OPS &snd_atiixp_pm
1502 #else
1503 #define SND_ATIIXP_PM_OPS NULL
1504 #endif /* CONFIG_PM_SLEEP */
1505
1506
1507 /*
1508 * proc interface for register dump
1509 */
1510
1511 static void snd_atiixp_proc_read(struct snd_info_entry *entry,
1512 struct snd_info_buffer *buffer)
1513 {
1514 struct atiixp *chip = entry->private_data;
1515 int i;
1516
1517 for (i = 0; i < 256; i += 4)
1518 snd_iprintf(buffer, "%02x: %08x\n", i, readl(chip->remap_addr + i));
1519 }
1520
1521 static void snd_atiixp_proc_init(struct atiixp *chip)
1522 {
1523 snd_card_ro_proc_new(chip->card, "atiixp", chip, snd_atiixp_proc_read);
1524 }
1525
1526
1527 /*
1528 * destructor
1529 */
1530
1531 static int snd_atiixp_free(struct atiixp *chip)
1532 {
1533 if (chip->irq < 0)
1534 goto __hw_end;
1535 snd_atiixp_chip_stop(chip);
1536
1537 __hw_end:
1538 if (chip->irq >= 0)
1539 free_irq(chip->irq, chip);
1540 iounmap(chip->remap_addr);
1541 pci_release_regions(chip->pci);
1542 pci_disable_device(chip->pci);
1543 kfree(chip);
1544 return 0;
1545 }
1546
1547 static int snd_atiixp_dev_free(struct snd_device *device)
1548 {
1549 struct atiixp *chip = device->device_data;
1550 return snd_atiixp_free(chip);
1551 }
1552
1553 /*
1554 * constructor for chip instance
1555 */
1556 static int snd_atiixp_create(struct snd_card *card,
1557 struct pci_dev *pci,
1558 struct atiixp **r_chip)
1559 {
1560 static const struct snd_device_ops ops = {
1561 .dev_free = snd_atiixp_dev_free,
1562 };
1563 struct atiixp *chip;
1564 int err;
1565
1566 if ((err = pci_enable_device(pci)) < 0)
1567 return err;
1568
1569 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
1570 if (chip == NULL) {
1571 pci_disable_device(pci);
1572 return -ENOMEM;
1573 }
1574
1575 spin_lock_init(&chip->reg_lock);
1576 mutex_init(&chip->open_mutex);
1577 chip->card = card;
1578 chip->pci = pci;
1579 chip->irq = -1;
1580 if ((err = pci_request_regions(pci, "ATI IXP AC97")) < 0) {
1581 pci_disable_device(pci);
1582 kfree(chip);
1583 return err;
1584 }
1585 chip->addr = pci_resource_start(pci, 0);
1586 chip->remap_addr = pci_ioremap_bar(pci, 0);
1587 if (chip->remap_addr == NULL) {
1588 dev_err(card->dev, "AC'97 space ioremap problem\n");
1589 snd_atiixp_free(chip);
1590 return -EIO;
1591 }
1592
1593 if (request_irq(pci->irq, snd_atiixp_interrupt, IRQF_SHARED,
1594 KBUILD_MODNAME, chip)) {
1595 dev_err(card->dev, "unable to grab IRQ %d\n", pci->irq);
1596 snd_atiixp_free(chip);
1597 return -EBUSY;
1598 }
1599 chip->irq = pci->irq;
1600 card->sync_irq = chip->irq;
1601 pci_set_master(pci);
1602
1603 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops)) < 0) {
1604 snd_atiixp_free(chip);
1605 return err;
1606 }
1607
1608 *r_chip = chip;
1609 return 0;
1610 }
1611
1612
1613 static int snd_atiixp_probe(struct pci_dev *pci,
1614 const struct pci_device_id *pci_id)
1615 {
1616 struct snd_card *card;
1617 struct atiixp *chip;
1618 int err;
1619
1620 err = snd_card_new(&pci->dev, index, id, THIS_MODULE, 0, &card);
1621 if (err < 0)
1622 return err;
1623
1624 strcpy(card->driver, spdif_aclink ? "ATIIXP" : "ATIIXP-SPDMA");
1625 strcpy(card->shortname, "ATI IXP");
1626 if ((err = snd_atiixp_create(card, pci, &chip)) < 0)
1627 goto __error;
1628 card->private_data = chip;
1629
1630 if ((err = snd_atiixp_aclink_reset(chip)) < 0)
1631 goto __error;
1632
1633 chip->spdif_over_aclink = spdif_aclink;
1634
1635 if ((err = snd_atiixp_mixer_new(chip, ac97_clock, ac97_quirk)) < 0)
1636 goto __error;
1637
1638 if ((err = snd_atiixp_pcm_new(chip)) < 0)
1639 goto __error;
1640
1641 snd_atiixp_proc_init(chip);
1642
1643 snd_atiixp_chip_start(chip);
1644
1645 snprintf(card->longname, sizeof(card->longname),
1646 "%s rev %x with %s at %#lx, irq %i", card->shortname,
1647 pci->revision,
1648 chip->ac97[0] ? snd_ac97_get_short_name(chip->ac97[0]) : "?",
1649 chip->addr, chip->irq);
1650
1651 if ((err = snd_card_register(card)) < 0)
1652 goto __error;
1653
1654 pci_set_drvdata(pci, card);
1655 return 0;
1656
1657 __error:
1658 snd_card_free(card);
1659 return err;
1660 }
1661
1662 static void snd_atiixp_remove(struct pci_dev *pci)
1663 {
1664 snd_card_free(pci_get_drvdata(pci));
1665 }
1666
1667 static struct pci_driver atiixp_driver = {
1668 .name = KBUILD_MODNAME,
1669 .id_table = snd_atiixp_ids,
1670 .probe = snd_atiixp_probe,
1671 .remove = snd_atiixp_remove,
1672 .driver = {
1673 .pm = SND_ATIIXP_PM_OPS,
1674 },
1675 };
1676
1677 module_pci_driver(atiixp_driver);
Ubuntu Hirsute Linux kernel mirror