1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * hda_intel.c - Implementation of primary alsa driver code base
7 * Copyright(c) 2004 Intel Corporation. All rights reserved.
9 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
10 * PeiSen Hou <pshou@realtek.com.tw>
14 * Matt Jared matt.jared@intel.com
15 * Andy Kopp andy.kopp@intel.com
16 * Dan Kogan dan.d.kogan@intel.com
20 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
23 #include <linux/delay.h>
24 #include <linux/interrupt.h>
25 #include <linux/kernel.h>
26 #include <linux/module.h>
27 #include <linux/dma-mapping.h>
28 #include <linux/moduleparam.h>
29 #include <linux/init.h>
30 #include <linux/slab.h>
31 #include <linux/pci.h>
32 #include <linux/mutex.h>
34 #include <linux/pm_runtime.h>
35 #include <linux/clocksource.h>
36 #include <linux/time.h>
37 #include <linux/completion.h>
38 #include <linux/acpi.h>
39 #include <linux/pgtable.h>
42 /* for snoop control */
43 #include <asm/set_memory.h>
44 #include <asm/cpufeature.h>
46 #include <sound/core.h>
47 #include <sound/initval.h>
48 #include <sound/hdaudio.h>
49 #include <sound/hda_i915.h>
50 #include <sound/intel-dsp-config.h>
51 #include <linux/vgaarb.h>
52 #include <linux/vga_switcheroo.h>
53 #include <linux/firmware.h>
54 #include <sound/hda_codec.h>
55 #include "hda_controller.h"
56 #include "hda_intel.h"
58 #define CREATE_TRACE_POINTS
59 #include "hda_intel_trace.h"
61 /* position fix mode */
72 /* Defines for ATI HD Audio support in SB450 south bridge */
73 #define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
74 #define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
76 /* Defines for Nvidia HDA support */
77 #define NVIDIA_HDA_TRANSREG_ADDR 0x4e
78 #define NVIDIA_HDA_ENABLE_COHBITS 0x0f
79 #define NVIDIA_HDA_ISTRM_COH 0x4d
80 #define NVIDIA_HDA_OSTRM_COH 0x4c
81 #define NVIDIA_HDA_ENABLE_COHBIT 0x01
83 /* Defines for Intel SCH HDA snoop control */
84 #define INTEL_HDA_CGCTL 0x48
85 #define INTEL_HDA_CGCTL_MISCBDCGE (0x1 << 6)
86 #define INTEL_SCH_HDA_DEVC 0x78
87 #define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
89 /* Define VIA HD Audio Device ID*/
90 #define VIA_HDAC_DEVICE_ID 0x3288
92 /* max number of SDs */
93 /* ICH, ATI and VIA have 4 playback and 4 capture */
94 #define ICH6_NUM_CAPTURE 4
95 #define ICH6_NUM_PLAYBACK 4
97 /* ULI has 6 playback and 5 capture */
98 #define ULI_NUM_CAPTURE 5
99 #define ULI_NUM_PLAYBACK 6
101 /* ATI HDMI may have up to 8 playbacks and 0 capture */
102 #define ATIHDMI_NUM_CAPTURE 0
103 #define ATIHDMI_NUM_PLAYBACK 8
105 /* TERA has 4 playback and 3 capture */
106 #define TERA_NUM_CAPTURE 3
107 #define TERA_NUM_PLAYBACK 4
110 static int index
[SNDRV_CARDS
] = SNDRV_DEFAULT_IDX
;
111 static char *id
[SNDRV_CARDS
] = SNDRV_DEFAULT_STR
;
112 static bool enable
[SNDRV_CARDS
] = SNDRV_DEFAULT_ENABLE_PNP
;
113 static char *model
[SNDRV_CARDS
];
114 static int position_fix
[SNDRV_CARDS
] = {[0 ... (SNDRV_CARDS
-1)] = -1};
115 static int bdl_pos_adj
[SNDRV_CARDS
] = {[0 ... (SNDRV_CARDS
-1)] = -1};
116 static int probe_mask
[SNDRV_CARDS
] = {[0 ... (SNDRV_CARDS
-1)] = -1};
117 static int probe_only
[SNDRV_CARDS
];
118 static int jackpoll_ms
[SNDRV_CARDS
];
119 static int single_cmd
= -1;
120 static int enable_msi
= -1;
121 #ifdef CONFIG_SND_HDA_PATCH_LOADER
122 static char *patch
[SNDRV_CARDS
];
124 #ifdef CONFIG_SND_HDA_INPUT_BEEP
125 static bool beep_mode
[SNDRV_CARDS
] = {[0 ... (SNDRV_CARDS
-1)] =
126 CONFIG_SND_HDA_INPUT_BEEP_MODE
};
128 static bool dmic_detect
= 1;
130 module_param_array(index
, int, NULL
, 0444);
131 MODULE_PARM_DESC(index
, "Index value for Intel HD audio interface.");
132 module_param_array(id
, charp
, NULL
, 0444);
133 MODULE_PARM_DESC(id
, "ID string for Intel HD audio interface.");
134 module_param_array(enable
, bool, NULL
, 0444);
135 MODULE_PARM_DESC(enable
, "Enable Intel HD audio interface.");
136 module_param_array(model
, charp
, NULL
, 0444);
137 MODULE_PARM_DESC(model
, "Use the given board model.");
138 module_param_array(position_fix
, int, NULL
, 0444);
139 MODULE_PARM_DESC(position_fix
, "DMA pointer read method."
140 "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO, 5 = SKL+, 6 = FIFO).");
141 module_param_array(bdl_pos_adj
, int, NULL
, 0644);
142 MODULE_PARM_DESC(bdl_pos_adj
, "BDL position adjustment offset.");
143 module_param_array(probe_mask
, int, NULL
, 0444);
144 MODULE_PARM_DESC(probe_mask
, "Bitmask to probe codecs (default = -1).");
145 module_param_array(probe_only
, int, NULL
, 0444);
146 MODULE_PARM_DESC(probe_only
, "Only probing and no codec initialization.");
147 module_param_array(jackpoll_ms
, int, NULL
, 0444);
148 MODULE_PARM_DESC(jackpoll_ms
, "Ms between polling for jack events (default = 0, using unsol events only)");
149 module_param(single_cmd
, bint
, 0444);
150 MODULE_PARM_DESC(single_cmd
, "Use single command to communicate with codecs "
151 "(for debugging only).");
152 module_param(enable_msi
, bint
, 0444);
153 MODULE_PARM_DESC(enable_msi
, "Enable Message Signaled Interrupt (MSI)");
154 #ifdef CONFIG_SND_HDA_PATCH_LOADER
155 module_param_array(patch
, charp
, NULL
, 0444);
156 MODULE_PARM_DESC(patch
, "Patch file for Intel HD audio interface.");
158 #ifdef CONFIG_SND_HDA_INPUT_BEEP
159 module_param_array(beep_mode
, bool, NULL
, 0444);
160 MODULE_PARM_DESC(beep_mode
, "Select HDA Beep registration mode "
161 "(0=off, 1=on) (default=1).");
163 module_param(dmic_detect
, bool, 0444);
164 MODULE_PARM_DESC(dmic_detect
, "Allow DSP driver selection (bypass this driver) "
165 "(0=off, 1=on) (default=1); "
166 "deprecated, use snd-intel-dspcfg.dsp_driver option instead");
169 static int param_set_xint(const char *val
, const struct kernel_param
*kp
);
170 static const struct kernel_param_ops param_ops_xint
= {
171 .set
= param_set_xint
,
172 .get
= param_get_int
,
174 #define param_check_xint param_check_int
176 static int power_save
= CONFIG_SND_HDA_POWER_SAVE_DEFAULT
;
177 module_param(power_save
, xint
, 0644);
178 MODULE_PARM_DESC(power_save
, "Automatic power-saving timeout "
179 "(in second, 0 = disable).");
181 static bool pm_blacklist
= true;
182 module_param(pm_blacklist
, bool, 0644);
183 MODULE_PARM_DESC(pm_blacklist
, "Enable power-management denylist");
185 /* reset the HD-audio controller in power save mode.
186 * this may give more power-saving, but will take longer time to
189 static bool power_save_controller
= 1;
190 module_param(power_save_controller
, bool, 0644);
191 MODULE_PARM_DESC(power_save_controller
, "Reset controller in power save mode.");
194 #endif /* CONFIG_PM */
196 static int align_buffer_size
= -1;
197 module_param(align_buffer_size
, bint
, 0644);
198 MODULE_PARM_DESC(align_buffer_size
,
199 "Force buffer and period sizes to be multiple of 128 bytes.");
202 static int hda_snoop
= -1;
203 module_param_named(snoop
, hda_snoop
, bint
, 0444);
204 MODULE_PARM_DESC(snoop
, "Enable/disable snooping");
206 #define hda_snoop true
210 MODULE_LICENSE("GPL");
211 MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
245 MODULE_DESCRIPTION("Intel HDA driver");
247 #if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO)
248 #if IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI)
249 #define SUPPORT_VGA_SWITCHEROO
266 AZX_DRIVER_ATIHDMI_NS
,
277 AZX_NUM_DRIVERS
, /* keep this as last entry */
280 #define azx_get_snoop_type(chip) \
281 (((chip)->driver_caps & AZX_DCAPS_SNOOP_MASK) >> 10)
282 #define AZX_DCAPS_SNOOP_TYPE(type) ((AZX_SNOOP_TYPE_ ## type) << 10)
284 /* quirks for old Intel chipsets */
285 #define AZX_DCAPS_INTEL_ICH \
286 (AZX_DCAPS_OLD_SSYNC | AZX_DCAPS_NO_ALIGN_BUFSIZE)
288 /* quirks for Intel PCH */
289 #define AZX_DCAPS_INTEL_PCH_BASE \
290 (AZX_DCAPS_NO_ALIGN_BUFSIZE | AZX_DCAPS_COUNT_LPIB_DELAY |\
291 AZX_DCAPS_SNOOP_TYPE(SCH))
293 /* PCH up to IVB; no runtime PM; bind with i915 gfx */
294 #define AZX_DCAPS_INTEL_PCH_NOPM \
295 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_I915_COMPONENT)
297 /* PCH for HSW/BDW; with runtime PM */
298 /* no i915 binding for this as HSW/BDW has another controller for HDMI */
299 #define AZX_DCAPS_INTEL_PCH \
300 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_PM_RUNTIME |\
301 AZX_DCAPS_SUSPEND_SPURIOUS_WAKEUP)
304 #define AZX_DCAPS_INTEL_HASWELL \
305 (/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_COUNT_LPIB_DELAY |\
306 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_COMPONENT |\
307 AZX_DCAPS_SNOOP_TYPE(SCH))
309 /* Broadwell HDMI can't use position buffer reliably, force to use LPIB */
310 #define AZX_DCAPS_INTEL_BROADWELL \
311 (/*AZX_DCAPS_ALIGN_BUFSIZE |*/ AZX_DCAPS_POSFIX_LPIB |\
312 AZX_DCAPS_PM_RUNTIME | AZX_DCAPS_I915_COMPONENT |\
313 AZX_DCAPS_SNOOP_TYPE(SCH))
315 #define AZX_DCAPS_INTEL_BAYTRAIL \
316 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_I915_COMPONENT)
318 #define AZX_DCAPS_INTEL_BRASWELL \
319 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_PM_RUNTIME |\
320 AZX_DCAPS_I915_COMPONENT)
322 #define AZX_DCAPS_INTEL_SKYLAKE \
323 (AZX_DCAPS_INTEL_PCH_BASE | AZX_DCAPS_PM_RUNTIME |\
324 AZX_DCAPS_SEPARATE_STREAM_TAG | AZX_DCAPS_I915_COMPONENT)
326 #define AZX_DCAPS_INTEL_BROXTON AZX_DCAPS_INTEL_SKYLAKE
328 /* quirks for ATI SB / AMD Hudson */
329 #define AZX_DCAPS_PRESET_ATI_SB \
330 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_POSFIX_LPIB |\
331 AZX_DCAPS_SNOOP_TYPE(ATI))
333 /* quirks for ATI/AMD HDMI */
334 #define AZX_DCAPS_PRESET_ATI_HDMI \
335 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_POSFIX_LPIB|\
338 /* quirks for ATI HDMI with snoop off */
339 #define AZX_DCAPS_PRESET_ATI_HDMI_NS \
340 (AZX_DCAPS_PRESET_ATI_HDMI | AZX_DCAPS_SNOOP_OFF)
342 /* quirks for AMD SB */
343 #define AZX_DCAPS_PRESET_AMD_SB \
344 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_AMD_WORKAROUND |\
345 AZX_DCAPS_SNOOP_TYPE(ATI) | AZX_DCAPS_PM_RUNTIME)
347 /* quirks for Nvidia */
348 #define AZX_DCAPS_PRESET_NVIDIA \
349 (AZX_DCAPS_NO_MSI | AZX_DCAPS_CORBRP_SELF_CLEAR |\
350 AZX_DCAPS_SNOOP_TYPE(NVIDIA))
352 #define AZX_DCAPS_PRESET_CTHDA \
353 (AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB |\
354 AZX_DCAPS_NO_64BIT |\
355 AZX_DCAPS_4K_BDLE_BOUNDARY | AZX_DCAPS_SNOOP_OFF)
358 * vga_switcheroo support
360 #ifdef SUPPORT_VGA_SWITCHEROO
361 #define use_vga_switcheroo(chip) ((chip)->use_vga_switcheroo)
362 #define needs_eld_notify_link(chip) ((chip)->bus.keep_power)
364 #define use_vga_switcheroo(chip) 0
365 #define needs_eld_notify_link(chip) false
368 #define CONTROLLER_IN_GPU(pci) (((pci)->device == 0x0a0c) || \
369 ((pci)->device == 0x0c0c) || \
370 ((pci)->device == 0x0d0c) || \
371 ((pci)->device == 0x160c))
373 #define IS_BXT(pci) ((pci)->vendor == 0x8086 && (pci)->device == 0x5a98)
375 static const char * const driver_short_names
[] = {
376 [AZX_DRIVER_ICH
] = "HDA Intel",
377 [AZX_DRIVER_PCH
] = "HDA Intel PCH",
378 [AZX_DRIVER_SCH
] = "HDA Intel MID",
379 [AZX_DRIVER_SKL
] = "HDA Intel PCH", /* kept old name for compatibility */
380 [AZX_DRIVER_HDMI
] = "HDA Intel HDMI",
381 [AZX_DRIVER_ATI
] = "HDA ATI SB",
382 [AZX_DRIVER_ATIHDMI
] = "HDA ATI HDMI",
383 [AZX_DRIVER_ATIHDMI_NS
] = "HDA ATI HDMI",
384 [AZX_DRIVER_VIA
] = "HDA VIA VT82xx",
385 [AZX_DRIVER_SIS
] = "HDA SIS966",
386 [AZX_DRIVER_ULI
] = "HDA ULI M5461",
387 [AZX_DRIVER_NVIDIA
] = "HDA NVidia",
388 [AZX_DRIVER_TERA
] = "HDA Teradici",
389 [AZX_DRIVER_CTX
] = "HDA Creative",
390 [AZX_DRIVER_CTHDA
] = "HDA Creative",
391 [AZX_DRIVER_CMEDIA
] = "HDA C-Media",
392 [AZX_DRIVER_ZHAOXIN
] = "HDA Zhaoxin",
393 [AZX_DRIVER_GENERIC
] = "HD-Audio Generic",
396 static int azx_acquire_irq(struct azx
*chip
, int do_disconnect
);
397 static void set_default_power_save(struct azx
*chip
);
400 * initialize the PCI registers
402 /* update bits in a PCI register byte */
403 static void update_pci_byte(struct pci_dev
*pci
, unsigned int reg
,
404 unsigned char mask
, unsigned char val
)
408 pci_read_config_byte(pci
, reg
, &data
);
410 data
|= (val
& mask
);
411 pci_write_config_byte(pci
, reg
, data
);
414 static void azx_init_pci(struct azx
*chip
)
416 int snoop_type
= azx_get_snoop_type(chip
);
418 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
419 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
420 * Ensuring these bits are 0 clears playback static on some HD Audio
422 * The PCI register TCSEL is defined in the Intel manuals.
424 if (!(chip
->driver_caps
& AZX_DCAPS_NO_TCSEL
)) {
425 dev_dbg(chip
->card
->dev
, "Clearing TCSEL\n");
426 update_pci_byte(chip
->pci
, AZX_PCIREG_TCSEL
, 0x07, 0);
429 /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio,
430 * we need to enable snoop.
432 if (snoop_type
== AZX_SNOOP_TYPE_ATI
) {
433 dev_dbg(chip
->card
->dev
, "Setting ATI snoop: %d\n",
435 update_pci_byte(chip
->pci
,
436 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR
, 0x07,
437 azx_snoop(chip
) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP
: 0);
440 /* For NVIDIA HDA, enable snoop */
441 if (snoop_type
== AZX_SNOOP_TYPE_NVIDIA
) {
442 dev_dbg(chip
->card
->dev
, "Setting Nvidia snoop: %d\n",
444 update_pci_byte(chip
->pci
,
445 NVIDIA_HDA_TRANSREG_ADDR
,
446 0x0f, NVIDIA_HDA_ENABLE_COHBITS
);
447 update_pci_byte(chip
->pci
,
448 NVIDIA_HDA_ISTRM_COH
,
449 0x01, NVIDIA_HDA_ENABLE_COHBIT
);
450 update_pci_byte(chip
->pci
,
451 NVIDIA_HDA_OSTRM_COH
,
452 0x01, NVIDIA_HDA_ENABLE_COHBIT
);
455 /* Enable SCH/PCH snoop if needed */
456 if (snoop_type
== AZX_SNOOP_TYPE_SCH
) {
457 unsigned short snoop
;
458 pci_read_config_word(chip
->pci
, INTEL_SCH_HDA_DEVC
, &snoop
);
459 if ((!azx_snoop(chip
) && !(snoop
& INTEL_SCH_HDA_DEVC_NOSNOOP
)) ||
460 (azx_snoop(chip
) && (snoop
& INTEL_SCH_HDA_DEVC_NOSNOOP
))) {
461 snoop
&= ~INTEL_SCH_HDA_DEVC_NOSNOOP
;
462 if (!azx_snoop(chip
))
463 snoop
|= INTEL_SCH_HDA_DEVC_NOSNOOP
;
464 pci_write_config_word(chip
->pci
, INTEL_SCH_HDA_DEVC
, snoop
);
465 pci_read_config_word(chip
->pci
,
466 INTEL_SCH_HDA_DEVC
, &snoop
);
468 dev_dbg(chip
->card
->dev
, "SCH snoop: %s\n",
469 (snoop
& INTEL_SCH_HDA_DEVC_NOSNOOP
) ?
470 "Disabled" : "Enabled");
475 * In BXT-P A0, HD-Audio DMA requests is later than expected,
476 * and makes an audio stream sensitive to system latencies when
477 * 24/32 bits are playing.
478 * Adjusting threshold of DMA fifo to force the DMA request
479 * sooner to improve latency tolerance at the expense of power.
481 static void bxt_reduce_dma_latency(struct azx
*chip
)
485 val
= azx_readl(chip
, VS_EM4L
);
487 azx_writel(chip
, VS_EM4L
, val
);
492 * bit 0: 6 MHz Supported
493 * bit 1: 12 MHz Supported
494 * bit 2: 24 MHz Supported
495 * bit 3: 48 MHz Supported
496 * bit 4: 96 MHz Supported
497 * bit 5: 192 MHz Supported
499 static int intel_get_lctl_scf(struct azx
*chip
)
501 struct hdac_bus
*bus
= azx_bus(chip
);
502 static const int preferred_bits
[] = { 2, 3, 1, 4, 5 };
506 val
= readl(bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCAP
);
508 for (i
= 0; i
< ARRAY_SIZE(preferred_bits
); i
++) {
509 t
= preferred_bits
[i
];
514 dev_warn(chip
->card
->dev
, "set audio clock frequency to 6MHz");
518 static int intel_ml_lctl_set_power(struct azx
*chip
, int state
)
520 struct hdac_bus
*bus
= azx_bus(chip
);
525 * the codecs are sharing the first link setting by default
526 * If other links are enabled for stream, they need similar fix
528 val
= readl(bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCTL
);
529 val
&= ~AZX_MLCTL_SPA
;
530 val
|= state
<< AZX_MLCTL_SPA_SHIFT
;
531 writel(val
, bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCTL
);
535 if (((readl(bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCTL
)) &
536 AZX_MLCTL_CPA
) == (state
<< AZX_MLCTL_CPA_SHIFT
))
545 static void intel_init_lctl(struct azx
*chip
)
547 struct hdac_bus
*bus
= azx_bus(chip
);
551 /* 0. check lctl register value is correct or not */
552 val
= readl(bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCTL
);
553 /* if SCF is already set, let's use it */
554 if ((val
& ML_LCTL_SCF_MASK
) != 0)
558 * Before operating on SPA, CPA must match SPA.
559 * Any deviation may result in undefined behavior.
561 if (((val
& AZX_MLCTL_SPA
) >> AZX_MLCTL_SPA_SHIFT
) !=
562 ((val
& AZX_MLCTL_CPA
) >> AZX_MLCTL_CPA_SHIFT
))
565 /* 1. turn link down: set SPA to 0 and wait CPA to 0 */
566 ret
= intel_ml_lctl_set_power(chip
, 0);
571 /* 2. update SCF to select a properly audio clock*/
572 val
&= ~ML_LCTL_SCF_MASK
;
573 val
|= intel_get_lctl_scf(chip
);
574 writel(val
, bus
->mlcap
+ AZX_ML_BASE
+ AZX_REG_ML_LCTL
);
577 /* 4. turn link up: set SPA to 1 and wait CPA to 1 */
578 intel_ml_lctl_set_power(chip
, 1);
582 static void hda_intel_init_chip(struct azx
*chip
, bool full_reset
)
584 struct hdac_bus
*bus
= azx_bus(chip
);
585 struct pci_dev
*pci
= chip
->pci
;
588 snd_hdac_set_codec_wakeup(bus
, true);
589 if (chip
->driver_type
== AZX_DRIVER_SKL
) {
590 pci_read_config_dword(pci
, INTEL_HDA_CGCTL
, &val
);
591 val
= val
& ~INTEL_HDA_CGCTL_MISCBDCGE
;
592 pci_write_config_dword(pci
, INTEL_HDA_CGCTL
, val
);
594 azx_init_chip(chip
, full_reset
);
595 if (chip
->driver_type
== AZX_DRIVER_SKL
) {
596 pci_read_config_dword(pci
, INTEL_HDA_CGCTL
, &val
);
597 val
= val
| INTEL_HDA_CGCTL_MISCBDCGE
;
598 pci_write_config_dword(pci
, INTEL_HDA_CGCTL
, val
);
601 snd_hdac_set_codec_wakeup(bus
, false);
603 /* reduce dma latency to avoid noise */
605 bxt_reduce_dma_latency(chip
);
607 if (bus
->mlcap
!= NULL
)
608 intel_init_lctl(chip
);
611 /* calculate runtime delay from LPIB */
612 static int azx_get_delay_from_lpib(struct azx
*chip
, struct azx_dev
*azx_dev
,
615 struct snd_pcm_substream
*substream
= azx_dev
->core
.substream
;
616 int stream
= substream
->stream
;
617 unsigned int lpib_pos
= azx_get_pos_lpib(chip
, azx_dev
);
620 if (stream
== SNDRV_PCM_STREAM_PLAYBACK
)
621 delay
= pos
- lpib_pos
;
623 delay
= lpib_pos
- pos
;
625 if (delay
>= azx_dev
->core
.delay_negative_threshold
)
628 delay
+= azx_dev
->core
.bufsize
;
631 if (delay
>= azx_dev
->core
.period_bytes
) {
632 dev_info(chip
->card
->dev
,
633 "Unstable LPIB (%d >= %d); disabling LPIB delay counting\n",
634 delay
, azx_dev
->core
.period_bytes
);
636 chip
->driver_caps
&= ~AZX_DCAPS_COUNT_LPIB_DELAY
;
637 chip
->get_delay
[stream
] = NULL
;
640 return bytes_to_frames(substream
->runtime
, delay
);
643 static int azx_position_ok(struct azx
*chip
, struct azx_dev
*azx_dev
);
645 /* called from IRQ */
646 static int azx_position_check(struct azx
*chip
, struct azx_dev
*azx_dev
)
648 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
651 ok
= azx_position_ok(chip
, azx_dev
);
653 azx_dev
->irq_pending
= 0;
655 } else if (ok
== 0) {
656 /* bogus IRQ, process it later */
657 azx_dev
->irq_pending
= 1;
658 schedule_work(&hda
->irq_pending_work
);
663 #define display_power(chip, enable) \
664 snd_hdac_display_power(azx_bus(chip), HDA_CODEC_IDX_CONTROLLER, enable)
667 * Check whether the current DMA position is acceptable for updating
668 * periods. Returns non-zero if it's OK.
670 * Many HD-audio controllers appear pretty inaccurate about
671 * the update-IRQ timing. The IRQ is issued before actually the
672 * data is processed. So, we need to process it afterwords in a
675 static int azx_position_ok(struct azx
*chip
, struct azx_dev
*azx_dev
)
677 struct snd_pcm_substream
*substream
= azx_dev
->core
.substream
;
678 int stream
= substream
->stream
;
682 wallclk
= azx_readl(chip
, WALLCLK
) - azx_dev
->core
.start_wallclk
;
683 if (wallclk
< (azx_dev
->core
.period_wallclk
* 2) / 3)
684 return -1; /* bogus (too early) interrupt */
686 if (chip
->get_position
[stream
])
687 pos
= chip
->get_position
[stream
](chip
, azx_dev
);
688 else { /* use the position buffer as default */
689 pos
= azx_get_pos_posbuf(chip
, azx_dev
);
690 if (!pos
|| pos
== (u32
)-1) {
691 dev_info(chip
->card
->dev
,
692 "Invalid position buffer, using LPIB read method instead.\n");
693 chip
->get_position
[stream
] = azx_get_pos_lpib
;
694 if (chip
->get_position
[0] == azx_get_pos_lpib
&&
695 chip
->get_position
[1] == azx_get_pos_lpib
)
696 azx_bus(chip
)->use_posbuf
= false;
697 pos
= azx_get_pos_lpib(chip
, azx_dev
);
698 chip
->get_delay
[stream
] = NULL
;
700 chip
->get_position
[stream
] = azx_get_pos_posbuf
;
701 if (chip
->driver_caps
& AZX_DCAPS_COUNT_LPIB_DELAY
)
702 chip
->get_delay
[stream
] = azx_get_delay_from_lpib
;
706 if (pos
>= azx_dev
->core
.bufsize
)
709 if (WARN_ONCE(!azx_dev
->core
.period_bytes
,
710 "hda-intel: zero azx_dev->period_bytes"))
711 return -1; /* this shouldn't happen! */
712 if (wallclk
< (azx_dev
->core
.period_wallclk
* 5) / 4 &&
713 pos
% azx_dev
->core
.period_bytes
> azx_dev
->core
.period_bytes
/ 2)
714 /* NG - it's below the first next period boundary */
715 return chip
->bdl_pos_adj
? 0 : -1;
716 azx_dev
->core
.start_wallclk
+= wallclk
;
717 return 1; /* OK, it's fine */
721 * The work for pending PCM period updates.
723 static void azx_irq_pending_work(struct work_struct
*work
)
725 struct hda_intel
*hda
= container_of(work
, struct hda_intel
, irq_pending_work
);
726 struct azx
*chip
= &hda
->chip
;
727 struct hdac_bus
*bus
= azx_bus(chip
);
728 struct hdac_stream
*s
;
731 if (!hda
->irq_pending_warned
) {
732 dev_info(chip
->card
->dev
,
733 "IRQ timing workaround is activated for card #%d. Suggest a bigger bdl_pos_adj.\n",
735 hda
->irq_pending_warned
= 1;
740 spin_lock_irq(&bus
->reg_lock
);
741 list_for_each_entry(s
, &bus
->stream_list
, list
) {
742 struct azx_dev
*azx_dev
= stream_to_azx_dev(s
);
743 if (!azx_dev
->irq_pending
||
747 ok
= azx_position_ok(chip
, azx_dev
);
749 azx_dev
->irq_pending
= 0;
750 spin_unlock(&bus
->reg_lock
);
751 snd_pcm_period_elapsed(s
->substream
);
752 spin_lock(&bus
->reg_lock
);
754 pending
= 0; /* too early */
758 spin_unlock_irq(&bus
->reg_lock
);
765 /* clear irq_pending flags and assure no on-going workq */
766 static void azx_clear_irq_pending(struct azx
*chip
)
768 struct hdac_bus
*bus
= azx_bus(chip
);
769 struct hdac_stream
*s
;
771 spin_lock_irq(&bus
->reg_lock
);
772 list_for_each_entry(s
, &bus
->stream_list
, list
) {
773 struct azx_dev
*azx_dev
= stream_to_azx_dev(s
);
774 azx_dev
->irq_pending
= 0;
776 spin_unlock_irq(&bus
->reg_lock
);
779 static int azx_acquire_irq(struct azx
*chip
, int do_disconnect
)
781 struct hdac_bus
*bus
= azx_bus(chip
);
783 if (request_irq(chip
->pci
->irq
, azx_interrupt
,
784 chip
->msi
? 0 : IRQF_SHARED
,
785 chip
->card
->irq_descr
, chip
)) {
786 dev_err(chip
->card
->dev
,
787 "unable to grab IRQ %d, disabling device\n",
790 snd_card_disconnect(chip
->card
);
793 bus
->irq
= chip
->pci
->irq
;
794 chip
->card
->sync_irq
= bus
->irq
;
795 pci_intx(chip
->pci
, !chip
->msi
);
799 /* get the current DMA position with correction on VIA chips */
800 static unsigned int azx_via_get_position(struct azx
*chip
,
801 struct azx_dev
*azx_dev
)
803 unsigned int link_pos
, mini_pos
, bound_pos
;
804 unsigned int mod_link_pos
, mod_dma_pos
, mod_mini_pos
;
805 unsigned int fifo_size
;
807 link_pos
= snd_hdac_stream_get_pos_lpib(azx_stream(azx_dev
));
808 if (azx_dev
->core
.substream
->stream
== SNDRV_PCM_STREAM_PLAYBACK
) {
809 /* Playback, no problem using link position */
815 * use mod to get the DMA position just like old chipset
817 mod_dma_pos
= le32_to_cpu(*azx_dev
->core
.posbuf
);
818 mod_dma_pos
%= azx_dev
->core
.period_bytes
;
820 fifo_size
= azx_stream(azx_dev
)->fifo_size
- 1;
822 if (azx_dev
->insufficient
) {
823 /* Link position never gather than FIFO size */
824 if (link_pos
<= fifo_size
)
827 azx_dev
->insufficient
= 0;
830 if (link_pos
<= fifo_size
)
831 mini_pos
= azx_dev
->core
.bufsize
+ link_pos
- fifo_size
;
833 mini_pos
= link_pos
- fifo_size
;
835 /* Find nearest previous boudary */
836 mod_mini_pos
= mini_pos
% azx_dev
->core
.period_bytes
;
837 mod_link_pos
= link_pos
% azx_dev
->core
.period_bytes
;
838 if (mod_link_pos
>= fifo_size
)
839 bound_pos
= link_pos
- mod_link_pos
;
840 else if (mod_dma_pos
>= mod_mini_pos
)
841 bound_pos
= mini_pos
- mod_mini_pos
;
843 bound_pos
= mini_pos
- mod_mini_pos
+ azx_dev
->core
.period_bytes
;
844 if (bound_pos
>= azx_dev
->core
.bufsize
)
848 /* Calculate real DMA position we want */
849 return bound_pos
+ mod_dma_pos
;
852 #define AMD_FIFO_SIZE 32
854 /* get the current DMA position with FIFO size correction */
855 static unsigned int azx_get_pos_fifo(struct azx
*chip
, struct azx_dev
*azx_dev
)
857 struct snd_pcm_substream
*substream
= azx_dev
->core
.substream
;
858 struct snd_pcm_runtime
*runtime
= substream
->runtime
;
859 unsigned int pos
, delay
;
861 pos
= snd_hdac_stream_get_pos_lpib(azx_stream(azx_dev
));
865 runtime
->delay
= AMD_FIFO_SIZE
;
866 delay
= frames_to_bytes(runtime
, AMD_FIFO_SIZE
);
867 if (azx_dev
->insufficient
) {
870 runtime
->delay
= bytes_to_frames(runtime
, pos
);
872 azx_dev
->insufficient
= 0;
876 /* correct the DMA position for capture stream */
877 if (substream
->stream
== SNDRV_PCM_STREAM_CAPTURE
) {
879 pos
+= azx_dev
->core
.bufsize
;
886 static int azx_get_delay_from_fifo(struct azx
*chip
, struct azx_dev
*azx_dev
,
889 struct snd_pcm_substream
*substream
= azx_dev
->core
.substream
;
891 /* just read back the calculated value in the above */
892 return substream
->runtime
->delay
;
895 static unsigned int azx_skl_get_dpib_pos(struct azx
*chip
,
896 struct azx_dev
*azx_dev
)
898 return _snd_hdac_chip_readl(azx_bus(chip
),
899 AZX_REG_VS_SDXDPIB_XBASE
+
900 (AZX_REG_VS_SDXDPIB_XINTERVAL
*
901 azx_dev
->core
.index
));
904 /* get the current DMA position with correction on SKL+ chips */
905 static unsigned int azx_get_pos_skl(struct azx
*chip
, struct azx_dev
*azx_dev
)
907 /* DPIB register gives a more accurate position for playback */
908 if (azx_dev
->core
.substream
->stream
== SNDRV_PCM_STREAM_PLAYBACK
)
909 return azx_skl_get_dpib_pos(chip
, azx_dev
);
911 /* For capture, we need to read posbuf, but it requires a delay
912 * for the possible boundary overlap; the read of DPIB fetches the
916 azx_skl_get_dpib_pos(chip
, azx_dev
);
917 return azx_get_pos_posbuf(chip
, azx_dev
);
921 static DEFINE_MUTEX(card_list_lock
);
922 static LIST_HEAD(card_list
);
924 static void azx_add_card_list(struct azx
*chip
)
926 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
927 mutex_lock(&card_list_lock
);
928 list_add(&hda
->list
, &card_list
);
929 mutex_unlock(&card_list_lock
);
932 static void azx_del_card_list(struct azx
*chip
)
934 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
935 mutex_lock(&card_list_lock
);
936 list_del_init(&hda
->list
);
937 mutex_unlock(&card_list_lock
);
940 /* trigger power-save check at writing parameter */
941 static int param_set_xint(const char *val
, const struct kernel_param
*kp
)
943 struct hda_intel
*hda
;
945 int prev
= power_save
;
946 int ret
= param_set_int(val
, kp
);
948 if (ret
|| prev
== power_save
)
951 mutex_lock(&card_list_lock
);
952 list_for_each_entry(hda
, &card_list
, list
) {
954 if (!hda
->probe_continued
|| chip
->disabled
)
956 snd_hda_set_power_save(&chip
->bus
, power_save
* 1000);
958 mutex_unlock(&card_list_lock
);
965 static bool azx_is_pm_ready(struct snd_card
*card
)
968 struct hda_intel
*hda
;
972 chip
= card
->private_data
;
973 hda
= container_of(chip
, struct hda_intel
, chip
);
974 if (chip
->disabled
|| hda
->init_failed
|| !chip
->running
)
979 static void __azx_runtime_suspend(struct azx
*chip
)
982 azx_enter_link_reset(chip
);
983 azx_clear_irq_pending(chip
);
984 display_power(chip
, false);
987 static void __azx_runtime_resume(struct azx
*chip
, bool from_rt
)
989 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
990 struct hdac_bus
*bus
= azx_bus(chip
);
991 struct hda_codec
*codec
;
994 display_power(chip
, true);
995 if (hda
->need_i915_power
)
996 snd_hdac_i915_set_bclk(bus
);
998 /* Read STATESTS before controller reset */
999 status
= azx_readw(chip
, STATESTS
);
1002 hda_intel_init_chip(chip
, true);
1004 if (status
&& from_rt
) {
1005 list_for_each_codec(codec
, &chip
->bus
)
1006 if (!codec
->relaxed_resume
&&
1007 (status
& (1 << codec
->addr
)))
1008 schedule_delayed_work(&codec
->jackpoll_work
,
1009 codec
->jackpoll_interval
);
1012 /* power down again for link-controlled chips */
1013 if (!hda
->need_i915_power
)
1014 display_power(chip
, false);
1017 #ifdef CONFIG_PM_SLEEP
1018 static int azx_suspend(struct device
*dev
)
1020 struct snd_card
*card
= dev_get_drvdata(dev
);
1022 struct hdac_bus
*bus
;
1024 if (!azx_is_pm_ready(card
))
1027 chip
= card
->private_data
;
1028 bus
= azx_bus(chip
);
1029 snd_power_change_state(card
, SNDRV_CTL_POWER_D3hot
);
1030 /* An ugly workaround: direct call of __azx_runtime_suspend() and
1031 * __azx_runtime_resume() for old Intel platforms that suffer from
1032 * spurious wakeups after S3 suspend
1034 if (chip
->driver_caps
& AZX_DCAPS_SUSPEND_SPURIOUS_WAKEUP
)
1035 __azx_runtime_suspend(chip
);
1037 pm_runtime_force_suspend(dev
);
1038 if (bus
->irq
>= 0) {
1039 free_irq(bus
->irq
, chip
);
1041 chip
->card
->sync_irq
= -1;
1045 pci_disable_msi(chip
->pci
);
1047 trace_azx_suspend(chip
);
1051 static int azx_resume(struct device
*dev
)
1053 struct snd_card
*card
= dev_get_drvdata(dev
);
1056 if (!azx_is_pm_ready(card
))
1059 chip
= card
->private_data
;
1061 if (pci_enable_msi(chip
->pci
) < 0)
1063 if (azx_acquire_irq(chip
, 1) < 0)
1066 if (chip
->driver_caps
& AZX_DCAPS_SUSPEND_SPURIOUS_WAKEUP
)
1067 __azx_runtime_resume(chip
, false);
1069 pm_runtime_force_resume(dev
);
1070 snd_power_change_state(card
, SNDRV_CTL_POWER_D0
);
1072 trace_azx_resume(chip
);
1076 /* put codec down to D3 at hibernation for Intel SKL+;
1077 * otherwise BIOS may still access the codec and screw up the driver
1079 static int azx_freeze_noirq(struct device
*dev
)
1081 struct snd_card
*card
= dev_get_drvdata(dev
);
1082 struct azx
*chip
= card
->private_data
;
1083 struct pci_dev
*pci
= to_pci_dev(dev
);
1085 if (!azx_is_pm_ready(card
))
1087 if (chip
->driver_type
== AZX_DRIVER_SKL
)
1088 pci_set_power_state(pci
, PCI_D3hot
);
1093 static int azx_thaw_noirq(struct device
*dev
)
1095 struct snd_card
*card
= dev_get_drvdata(dev
);
1096 struct azx
*chip
= card
->private_data
;
1097 struct pci_dev
*pci
= to_pci_dev(dev
);
1099 if (!azx_is_pm_ready(card
))
1101 if (chip
->driver_type
== AZX_DRIVER_SKL
)
1102 pci_set_power_state(pci
, PCI_D0
);
1106 #endif /* CONFIG_PM_SLEEP */
1108 static int azx_runtime_suspend(struct device
*dev
)
1110 struct snd_card
*card
= dev_get_drvdata(dev
);
1113 if (!azx_is_pm_ready(card
))
1115 chip
= card
->private_data
;
1117 /* enable controller wake up event */
1118 if (snd_power_get_state(card
) == SNDRV_CTL_POWER_D0
) {
1119 azx_writew(chip
, WAKEEN
, azx_readw(chip
, WAKEEN
) |
1123 __azx_runtime_suspend(chip
);
1124 trace_azx_runtime_suspend(chip
);
1128 static int azx_runtime_resume(struct device
*dev
)
1130 struct snd_card
*card
= dev_get_drvdata(dev
);
1132 bool from_rt
= snd_power_get_state(card
) == SNDRV_CTL_POWER_D0
;
1134 if (!azx_is_pm_ready(card
))
1136 chip
= card
->private_data
;
1137 __azx_runtime_resume(chip
, from_rt
);
1139 /* disable controller Wake Up event*/
1141 azx_writew(chip
, WAKEEN
, azx_readw(chip
, WAKEEN
) &
1142 ~STATESTS_INT_MASK
);
1145 trace_azx_runtime_resume(chip
);
1149 static int azx_runtime_idle(struct device
*dev
)
1151 struct snd_card
*card
= dev_get_drvdata(dev
);
1153 struct hda_intel
*hda
;
1158 chip
= card
->private_data
;
1159 hda
= container_of(chip
, struct hda_intel
, chip
);
1160 if (chip
->disabled
|| hda
->init_failed
)
1163 if (!power_save_controller
|| !azx_has_pm_runtime(chip
) ||
1164 azx_bus(chip
)->codec_powered
|| !chip
->running
)
1167 /* ELD notification gets broken when HD-audio bus is off */
1168 if (needs_eld_notify_link(chip
))
1174 static const struct dev_pm_ops azx_pm
= {
1175 SET_SYSTEM_SLEEP_PM_OPS(azx_suspend
, azx_resume
)
1176 #ifdef CONFIG_PM_SLEEP
1177 .freeze_noirq
= azx_freeze_noirq
,
1178 .thaw_noirq
= azx_thaw_noirq
,
1180 SET_RUNTIME_PM_OPS(azx_runtime_suspend
, azx_runtime_resume
, azx_runtime_idle
)
1183 #define AZX_PM_OPS &azx_pm
1185 #define azx_add_card_list(chip) /* NOP */
1186 #define azx_del_card_list(chip) /* NOP */
1187 #define AZX_PM_OPS NULL
1188 #endif /* CONFIG_PM */
1191 static int azx_probe_continue(struct azx
*chip
);
1193 #ifdef SUPPORT_VGA_SWITCHEROO
1194 static struct pci_dev
*get_bound_vga(struct pci_dev
*pci
);
1196 static void azx_vs_set_state(struct pci_dev
*pci
,
1197 enum vga_switcheroo_state state
)
1199 struct snd_card
*card
= pci_get_drvdata(pci
);
1200 struct azx
*chip
= card
->private_data
;
1201 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1202 struct hda_codec
*codec
;
1205 wait_for_completion(&hda
->probe_wait
);
1206 if (hda
->init_failed
)
1209 disabled
= (state
== VGA_SWITCHEROO_OFF
);
1210 if (chip
->disabled
== disabled
)
1213 if (!hda
->probe_continued
) {
1214 chip
->disabled
= disabled
;
1216 dev_info(chip
->card
->dev
,
1217 "Start delayed initialization\n");
1218 if (azx_probe_continue(chip
) < 0)
1219 dev_err(chip
->card
->dev
, "initialization error\n");
1222 dev_info(chip
->card
->dev
, "%s via vga_switcheroo\n",
1223 disabled
? "Disabling" : "Enabling");
1225 list_for_each_codec(codec
, &chip
->bus
) {
1226 pm_runtime_suspend(hda_codec_dev(codec
));
1227 pm_runtime_disable(hda_codec_dev(codec
));
1229 pm_runtime_suspend(card
->dev
);
1230 pm_runtime_disable(card
->dev
);
1231 /* when we get suspended by vga_switcheroo we end up in D3cold,
1232 * however we have no ACPI handle, so pci/acpi can't put us there,
1233 * put ourselves there */
1234 pci
->current_state
= PCI_D3cold
;
1235 chip
->disabled
= true;
1236 if (snd_hda_lock_devices(&chip
->bus
))
1237 dev_warn(chip
->card
->dev
,
1238 "Cannot lock devices!\n");
1240 snd_hda_unlock_devices(&chip
->bus
);
1241 chip
->disabled
= false;
1242 pm_runtime_enable(card
->dev
);
1243 list_for_each_codec(codec
, &chip
->bus
) {
1244 pm_runtime_enable(hda_codec_dev(codec
));
1245 pm_runtime_resume(hda_codec_dev(codec
));
1251 static bool azx_vs_can_switch(struct pci_dev
*pci
)
1253 struct snd_card
*card
= pci_get_drvdata(pci
);
1254 struct azx
*chip
= card
->private_data
;
1255 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1257 wait_for_completion(&hda
->probe_wait
);
1258 if (hda
->init_failed
)
1260 if (chip
->disabled
|| !hda
->probe_continued
)
1262 if (snd_hda_lock_devices(&chip
->bus
))
1264 snd_hda_unlock_devices(&chip
->bus
);
1269 * The discrete GPU cannot power down unless the HDA controller runtime
1270 * suspends, so activate runtime PM on codecs even if power_save == 0.
1272 static void setup_vga_switcheroo_runtime_pm(struct azx
*chip
)
1274 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1275 struct hda_codec
*codec
;
1277 if (hda
->use_vga_switcheroo
&& !needs_eld_notify_link(chip
)) {
1278 list_for_each_codec(codec
, &chip
->bus
)
1279 codec
->auto_runtime_pm
= 1;
1280 /* reset the power save setup */
1282 set_default_power_save(chip
);
1286 static void azx_vs_gpu_bound(struct pci_dev
*pci
,
1287 enum vga_switcheroo_client_id client_id
)
1289 struct snd_card
*card
= pci_get_drvdata(pci
);
1290 struct azx
*chip
= card
->private_data
;
1292 if (client_id
== VGA_SWITCHEROO_DIS
)
1293 chip
->bus
.keep_power
= 0;
1294 setup_vga_switcheroo_runtime_pm(chip
);
1297 static void init_vga_switcheroo(struct azx
*chip
)
1299 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1300 struct pci_dev
*p
= get_bound_vga(chip
->pci
);
1301 struct pci_dev
*parent
;
1303 dev_info(chip
->card
->dev
,
1304 "Handle vga_switcheroo audio client\n");
1305 hda
->use_vga_switcheroo
= 1;
1307 /* cleared in either gpu_bound op or codec probe, or when its
1308 * upstream port has _PR3 (i.e. dGPU).
1310 parent
= pci_upstream_bridge(p
);
1311 chip
->bus
.keep_power
= parent
? !pci_pr3_present(parent
) : 1;
1312 chip
->driver_caps
|= AZX_DCAPS_PM_RUNTIME
;
1317 static const struct vga_switcheroo_client_ops azx_vs_ops
= {
1318 .set_gpu_state
= azx_vs_set_state
,
1319 .can_switch
= azx_vs_can_switch
,
1320 .gpu_bound
= azx_vs_gpu_bound
,
1323 static int register_vga_switcheroo(struct azx
*chip
)
1325 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1329 if (!hda
->use_vga_switcheroo
)
1332 p
= get_bound_vga(chip
->pci
);
1333 err
= vga_switcheroo_register_audio_client(chip
->pci
, &azx_vs_ops
, p
);
1338 hda
->vga_switcheroo_registered
= 1;
1343 #define init_vga_switcheroo(chip) /* NOP */
1344 #define register_vga_switcheroo(chip) 0
1345 #define check_hdmi_disabled(pci) false
1346 #define setup_vga_switcheroo_runtime_pm(chip) /* NOP */
1347 #endif /* SUPPORT_VGA_SWITCHER */
1352 static void azx_free(struct azx
*chip
)
1354 struct pci_dev
*pci
= chip
->pci
;
1355 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
1356 struct hdac_bus
*bus
= azx_bus(chip
);
1361 if (azx_has_pm_runtime(chip
) && chip
->running
)
1362 pm_runtime_get_noresume(&pci
->dev
);
1365 azx_del_card_list(chip
);
1367 hda
->init_failed
= 1; /* to be sure */
1368 complete_all(&hda
->probe_wait
);
1370 if (use_vga_switcheroo(hda
)) {
1371 if (chip
->disabled
&& hda
->probe_continued
)
1372 snd_hda_unlock_devices(&chip
->bus
);
1373 if (hda
->vga_switcheroo_registered
)
1374 vga_switcheroo_unregister_client(chip
->pci
);
1377 if (bus
->chip_init
) {
1378 azx_clear_irq_pending(chip
);
1379 azx_stop_all_streams(chip
);
1380 azx_stop_chip(chip
);
1384 free_irq(bus
->irq
, (void*)chip
);
1386 pci_disable_msi(chip
->pci
);
1387 iounmap(bus
->remap_addr
);
1389 azx_free_stream_pages(chip
);
1390 azx_free_streams(chip
);
1391 snd_hdac_bus_exit(bus
);
1393 if (chip
->region_requested
)
1394 pci_release_regions(chip
->pci
);
1396 pci_disable_device(chip
->pci
);
1397 #ifdef CONFIG_SND_HDA_PATCH_LOADER
1398 release_firmware(chip
->fw
);
1400 display_power(chip
, false);
1402 if (chip
->driver_caps
& AZX_DCAPS_I915_COMPONENT
)
1403 snd_hdac_i915_exit(bus
);
1408 static int azx_dev_disconnect(struct snd_device
*device
)
1410 struct azx
*chip
= device
->device_data
;
1411 struct hdac_bus
*bus
= azx_bus(chip
);
1413 chip
->bus
.shutdown
= 1;
1414 cancel_work_sync(&bus
->unsol_work
);
1419 static int azx_dev_free(struct snd_device
*device
)
1421 azx_free(device
->device_data
);
1425 #ifdef SUPPORT_VGA_SWITCHEROO
1427 /* ATPX is in the integrated GPU's namespace */
1428 static bool atpx_present(void)
1430 struct pci_dev
*pdev
= NULL
;
1431 acpi_handle dhandle
, atpx_handle
;
1434 while ((pdev
= pci_get_class(PCI_CLASS_DISPLAY_VGA
<< 8, pdev
)) != NULL
) {
1435 dhandle
= ACPI_HANDLE(&pdev
->dev
);
1437 status
= acpi_get_handle(dhandle
, "ATPX", &atpx_handle
);
1438 if (!ACPI_FAILURE(status
)) {
1444 while ((pdev
= pci_get_class(PCI_CLASS_DISPLAY_OTHER
<< 8, pdev
)) != NULL
) {
1445 dhandle
= ACPI_HANDLE(&pdev
->dev
);
1447 status
= acpi_get_handle(dhandle
, "ATPX", &atpx_handle
);
1448 if (!ACPI_FAILURE(status
)) {
1457 static bool atpx_present(void)
1464 * Check of disabled HDMI controller by vga_switcheroo
1466 static struct pci_dev
*get_bound_vga(struct pci_dev
*pci
)
1470 /* check only discrete GPU */
1471 switch (pci
->vendor
) {
1472 case PCI_VENDOR_ID_ATI
:
1473 case PCI_VENDOR_ID_AMD
:
1474 if (pci
->devfn
== 1) {
1475 p
= pci_get_domain_bus_and_slot(pci_domain_nr(pci
->bus
),
1476 pci
->bus
->number
, 0);
1478 /* ATPX is in the integrated GPU's ACPI namespace
1479 * rather than the dGPU's namespace. However,
1480 * the dGPU is the one who is involved in
1483 if (((p
->class >> 16) == PCI_BASE_CLASS_DISPLAY
) &&
1490 case PCI_VENDOR_ID_NVIDIA
:
1491 if (pci
->devfn
== 1) {
1492 p
= pci_get_domain_bus_and_slot(pci_domain_nr(pci
->bus
),
1493 pci
->bus
->number
, 0);
1495 if ((p
->class >> 16) == PCI_BASE_CLASS_DISPLAY
)
1505 static bool check_hdmi_disabled(struct pci_dev
*pci
)
1507 bool vga_inactive
= false;
1508 struct pci_dev
*p
= get_bound_vga(pci
);
1511 if (vga_switcheroo_get_client_state(p
) == VGA_SWITCHEROO_OFF
)
1512 vga_inactive
= true;
1515 return vga_inactive
;
1517 #endif /* SUPPORT_VGA_SWITCHEROO */
1520 * allow/deny-listing for position_fix
1522 static const struct snd_pci_quirk position_fix_list
[] = {
1523 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB
),
1524 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB
),
1525 SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB
),
1526 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB
),
1527 SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB
),
1528 SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB
),
1529 SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB
),
1530 SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB
),
1531 SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB
),
1532 SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB
),
1533 SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB
),
1534 SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB
),
1535 SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB
),
1536 SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB
),
1540 static int check_position_fix(struct azx
*chip
, int fix
)
1542 const struct snd_pci_quirk
*q
;
1547 case POS_FIX_POSBUF
:
1548 case POS_FIX_VIACOMBO
:
1555 q
= snd_pci_quirk_lookup(chip
->pci
, position_fix_list
);
1557 dev_info(chip
->card
->dev
,
1558 "position_fix set to %d for device %04x:%04x\n",
1559 q
->value
, q
->subvendor
, q
->subdevice
);
1563 /* Check VIA/ATI HD Audio Controller exist */
1564 if (chip
->driver_type
== AZX_DRIVER_VIA
) {
1565 dev_dbg(chip
->card
->dev
, "Using VIACOMBO position fix\n");
1566 return POS_FIX_VIACOMBO
;
1568 if (chip
->driver_caps
& AZX_DCAPS_AMD_WORKAROUND
) {
1569 dev_dbg(chip
->card
->dev
, "Using FIFO position fix\n");
1570 return POS_FIX_FIFO
;
1572 if (chip
->driver_caps
& AZX_DCAPS_POSFIX_LPIB
) {
1573 dev_dbg(chip
->card
->dev
, "Using LPIB position fix\n");
1574 return POS_FIX_LPIB
;
1576 if (chip
->driver_type
== AZX_DRIVER_SKL
) {
1577 dev_dbg(chip
->card
->dev
, "Using SKL position fix\n");
1580 return POS_FIX_AUTO
;
1583 static void assign_position_fix(struct azx
*chip
, int fix
)
1585 static const azx_get_pos_callback_t callbacks
[] = {
1586 [POS_FIX_AUTO
] = NULL
,
1587 [POS_FIX_LPIB
] = azx_get_pos_lpib
,
1588 [POS_FIX_POSBUF
] = azx_get_pos_posbuf
,
1589 [POS_FIX_VIACOMBO
] = azx_via_get_position
,
1590 [POS_FIX_COMBO
] = azx_get_pos_lpib
,
1591 [POS_FIX_SKL
] = azx_get_pos_skl
,
1592 [POS_FIX_FIFO
] = azx_get_pos_fifo
,
1595 chip
->get_position
[0] = chip
->get_position
[1] = callbacks
[fix
];
1597 /* combo mode uses LPIB only for playback */
1598 if (fix
== POS_FIX_COMBO
)
1599 chip
->get_position
[1] = NULL
;
1601 if ((fix
== POS_FIX_POSBUF
|| fix
== POS_FIX_SKL
) &&
1602 (chip
->driver_caps
& AZX_DCAPS_COUNT_LPIB_DELAY
)) {
1603 chip
->get_delay
[0] = chip
->get_delay
[1] =
1604 azx_get_delay_from_lpib
;
1607 if (fix
== POS_FIX_FIFO
)
1608 chip
->get_delay
[0] = chip
->get_delay
[1] =
1609 azx_get_delay_from_fifo
;
1613 * deny-lists for probe_mask
1615 static const struct snd_pci_quirk probe_mask_list
[] = {
1616 /* Thinkpad often breaks the controller communication when accessing
1617 * to the non-working (or non-existing) modem codec slot.
1619 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
1620 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
1621 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
1623 SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
1624 /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
1625 SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
1626 /* forced codec slots */
1627 SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
1628 SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
1629 /* WinFast VP200 H (Teradici) user reported broken communication */
1630 SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101),
1634 #define AZX_FORCE_CODEC_MASK 0x100
1636 static void check_probe_mask(struct azx
*chip
, int dev
)
1638 const struct snd_pci_quirk
*q
;
1640 chip
->codec_probe_mask
= probe_mask
[dev
];
1641 if (chip
->codec_probe_mask
== -1) {
1642 q
= snd_pci_quirk_lookup(chip
->pci
, probe_mask_list
);
1644 dev_info(chip
->card
->dev
,
1645 "probe_mask set to 0x%x for device %04x:%04x\n",
1646 q
->value
, q
->subvendor
, q
->subdevice
);
1647 chip
->codec_probe_mask
= q
->value
;
1651 /* check forced option */
1652 if (chip
->codec_probe_mask
!= -1 &&
1653 (chip
->codec_probe_mask
& AZX_FORCE_CODEC_MASK
)) {
1654 azx_bus(chip
)->codec_mask
= chip
->codec_probe_mask
& 0xff;
1655 dev_info(chip
->card
->dev
, "codec_mask forced to 0x%x\n",
1656 (int)azx_bus(chip
)->codec_mask
);
1661 * allow/deny-list for enable_msi
1663 static const struct snd_pci_quirk msi_deny_list
[] = {
1664 SND_PCI_QUIRK(0x103c, 0x2191, "HP", 0), /* AMD Hudson */
1665 SND_PCI_QUIRK(0x103c, 0x2192, "HP", 0), /* AMD Hudson */
1666 SND_PCI_QUIRK(0x103c, 0x21f7, "HP", 0), /* AMD Hudson */
1667 SND_PCI_QUIRK(0x103c, 0x21fa, "HP", 0), /* AMD Hudson */
1668 SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */
1669 SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */
1670 SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */
1671 SND_PCI_QUIRK(0x1179, 0xfb44, "Toshiba Satellite C870", 0), /* AMD Hudson */
1672 SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */
1673 SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */
1677 static void check_msi(struct azx
*chip
)
1679 const struct snd_pci_quirk
*q
;
1681 if (enable_msi
>= 0) {
1682 chip
->msi
= !!enable_msi
;
1685 chip
->msi
= 1; /* enable MSI as default */
1686 q
= snd_pci_quirk_lookup(chip
->pci
, msi_deny_list
);
1688 dev_info(chip
->card
->dev
,
1689 "msi for device %04x:%04x set to %d\n",
1690 q
->subvendor
, q
->subdevice
, q
->value
);
1691 chip
->msi
= q
->value
;
1695 /* NVidia chipsets seem to cause troubles with MSI */
1696 if (chip
->driver_caps
& AZX_DCAPS_NO_MSI
) {
1697 dev_info(chip
->card
->dev
, "Disabling MSI\n");
1702 /* check the snoop mode availability */
1703 static void azx_check_snoop_available(struct azx
*chip
)
1705 int snoop
= hda_snoop
;
1708 dev_info(chip
->card
->dev
, "Force to %s mode by module option\n",
1709 snoop
? "snoop" : "non-snoop");
1710 chip
->snoop
= snoop
;
1711 chip
->uc_buffer
= !snoop
;
1716 if (azx_get_snoop_type(chip
) == AZX_SNOOP_TYPE_NONE
&&
1717 chip
->driver_type
== AZX_DRIVER_VIA
) {
1718 /* force to non-snoop mode for a new VIA controller
1722 pci_read_config_byte(chip
->pci
, 0x42, &val
);
1723 if (!(val
& 0x80) && (chip
->pci
->revision
== 0x30 ||
1724 chip
->pci
->revision
== 0x20))
1728 if (chip
->driver_caps
& AZX_DCAPS_SNOOP_OFF
)
1731 chip
->snoop
= snoop
;
1733 dev_info(chip
->card
->dev
, "Force to non-snoop mode\n");
1734 /* C-Media requires non-cached pages only for CORB/RIRB */
1735 if (chip
->driver_type
!= AZX_DRIVER_CMEDIA
)
1736 chip
->uc_buffer
= true;
1740 static void azx_probe_work(struct work_struct
*work
)
1742 struct hda_intel
*hda
= container_of(work
, struct hda_intel
, probe_work
);
1743 azx_probe_continue(&hda
->chip
);
1746 static int default_bdl_pos_adj(struct azx
*chip
)
1748 /* some exceptions: Atoms seem problematic with value 1 */
1749 if (chip
->pci
->vendor
== PCI_VENDOR_ID_INTEL
) {
1750 switch (chip
->pci
->device
) {
1751 case 0x0f04: /* Baytrail */
1752 case 0x2284: /* Braswell */
1757 switch (chip
->driver_type
) {
1758 case AZX_DRIVER_ICH
:
1759 case AZX_DRIVER_PCH
:
1769 static const struct hda_controller_ops pci_hda_ops
;
1771 static int azx_create(struct snd_card
*card
, struct pci_dev
*pci
,
1772 int dev
, unsigned int driver_caps
,
1775 static const struct snd_device_ops ops
= {
1776 .dev_disconnect
= azx_dev_disconnect
,
1777 .dev_free
= azx_dev_free
,
1779 struct hda_intel
*hda
;
1785 err
= pci_enable_device(pci
);
1789 hda
= devm_kzalloc(&pci
->dev
, sizeof(*hda
), GFP_KERNEL
);
1791 pci_disable_device(pci
);
1796 mutex_init(&chip
->open_mutex
);
1799 chip
->ops
= &pci_hda_ops
;
1800 chip
->driver_caps
= driver_caps
;
1801 chip
->driver_type
= driver_caps
& 0xff;
1803 chip
->dev_index
= dev
;
1804 if (jackpoll_ms
[dev
] >= 50 && jackpoll_ms
[dev
] <= 60000)
1805 chip
->jackpoll_interval
= msecs_to_jiffies(jackpoll_ms
[dev
]);
1806 INIT_LIST_HEAD(&chip
->pcm_list
);
1807 INIT_WORK(&hda
->irq_pending_work
, azx_irq_pending_work
);
1808 INIT_LIST_HEAD(&hda
->list
);
1809 init_vga_switcheroo(chip
);
1810 init_completion(&hda
->probe_wait
);
1812 assign_position_fix(chip
, check_position_fix(chip
, position_fix
[dev
]));
1814 check_probe_mask(chip
, dev
);
1816 if (single_cmd
< 0) /* allow fallback to single_cmd at errors */
1817 chip
->fallback_to_single_cmd
= 1;
1818 else /* explicitly set to single_cmd or not */
1819 chip
->single_cmd
= single_cmd
;
1821 azx_check_snoop_available(chip
);
1823 if (bdl_pos_adj
[dev
] < 0)
1824 chip
->bdl_pos_adj
= default_bdl_pos_adj(chip
);
1826 chip
->bdl_pos_adj
= bdl_pos_adj
[dev
];
1828 err
= azx_bus_init(chip
, model
[dev
]);
1830 pci_disable_device(pci
);
1834 /* use the non-cached pages in non-snoop mode */
1835 if (!azx_snoop(chip
))
1836 azx_bus(chip
)->dma_type
= SNDRV_DMA_TYPE_DEV_UC
;
1838 if (chip
->driver_type
== AZX_DRIVER_NVIDIA
) {
1839 dev_dbg(chip
->card
->dev
, "Enable delay in RIRB handling\n");
1840 chip
->bus
.core
.needs_damn_long_delay
= 1;
1843 err
= snd_device_new(card
, SNDRV_DEV_LOWLEVEL
, chip
, &ops
);
1845 dev_err(card
->dev
, "Error creating device [card]!\n");
1850 /* continue probing in work context as may trigger request module */
1851 INIT_WORK(&hda
->probe_work
, azx_probe_work
);
1858 static int azx_first_init(struct azx
*chip
)
1860 int dev
= chip
->dev_index
;
1861 struct pci_dev
*pci
= chip
->pci
;
1862 struct snd_card
*card
= chip
->card
;
1863 struct hdac_bus
*bus
= azx_bus(chip
);
1865 unsigned short gcap
;
1866 unsigned int dma_bits
= 64;
1868 #if BITS_PER_LONG != 64
1869 /* Fix up base address on ULI M5461 */
1870 if (chip
->driver_type
== AZX_DRIVER_ULI
) {
1872 pci_read_config_word(pci
, 0x40, &tmp3
);
1873 pci_write_config_word(pci
, 0x40, tmp3
| 0x10);
1874 pci_write_config_dword(pci
, PCI_BASE_ADDRESS_1
, 0);
1878 err
= pci_request_regions(pci
, "ICH HD audio");
1881 chip
->region_requested
= 1;
1883 bus
->addr
= pci_resource_start(pci
, 0);
1884 bus
->remap_addr
= pci_ioremap_bar(pci
, 0);
1885 if (bus
->remap_addr
== NULL
) {
1886 dev_err(card
->dev
, "ioremap error\n");
1890 if (chip
->driver_type
== AZX_DRIVER_SKL
)
1891 snd_hdac_bus_parse_capabilities(bus
);
1894 * Some Intel CPUs has always running timer (ART) feature and
1895 * controller may have Global time sync reporting capability, so
1896 * check both of these before declaring synchronized time reporting
1897 * capability SNDRV_PCM_INFO_HAS_LINK_SYNCHRONIZED_ATIME
1899 chip
->gts_present
= false;
1902 if (bus
->ppcap
&& boot_cpu_has(X86_FEATURE_ART
))
1903 chip
->gts_present
= true;
1907 if (chip
->driver_caps
& AZX_DCAPS_NO_MSI64
) {
1908 dev_dbg(card
->dev
, "Disabling 64bit MSI\n");
1909 pci
->no_64bit_msi
= true;
1911 if (pci_enable_msi(pci
) < 0)
1915 pci_set_master(pci
);
1917 gcap
= azx_readw(chip
, GCAP
);
1918 dev_dbg(card
->dev
, "chipset global capabilities = 0x%x\n", gcap
);
1920 /* AMD devices support 40 or 48bit DMA, take the safe one */
1921 if (chip
->pci
->vendor
== PCI_VENDOR_ID_AMD
)
1924 /* disable SB600 64bit support for safety */
1925 if (chip
->pci
->vendor
== PCI_VENDOR_ID_ATI
) {
1926 struct pci_dev
*p_smbus
;
1928 p_smbus
= pci_get_device(PCI_VENDOR_ID_ATI
,
1929 PCI_DEVICE_ID_ATI_SBX00_SMBUS
,
1932 if (p_smbus
->revision
< 0x30)
1933 gcap
&= ~AZX_GCAP_64OK
;
1934 pci_dev_put(p_smbus
);
1938 /* NVidia hardware normally only supports up to 40 bits of DMA */
1939 if (chip
->pci
->vendor
== PCI_VENDOR_ID_NVIDIA
)
1942 /* disable 64bit DMA address on some devices */
1943 if (chip
->driver_caps
& AZX_DCAPS_NO_64BIT
) {
1944 dev_dbg(card
->dev
, "Disabling 64bit DMA\n");
1945 gcap
&= ~AZX_GCAP_64OK
;
1948 /* disable buffer size rounding to 128-byte multiples if supported */
1949 if (align_buffer_size
>= 0)
1950 chip
->align_buffer_size
= !!align_buffer_size
;
1952 if (chip
->driver_caps
& AZX_DCAPS_NO_ALIGN_BUFSIZE
)
1953 chip
->align_buffer_size
= 0;
1955 chip
->align_buffer_size
= 1;
1958 /* allow 64bit DMA address if supported by H/W */
1959 if (!(gcap
& AZX_GCAP_64OK
))
1961 if (!dma_set_mask(&pci
->dev
, DMA_BIT_MASK(dma_bits
))) {
1962 dma_set_coherent_mask(&pci
->dev
, DMA_BIT_MASK(dma_bits
));
1964 dma_set_mask(&pci
->dev
, DMA_BIT_MASK(32));
1965 dma_set_coherent_mask(&pci
->dev
, DMA_BIT_MASK(32));
1968 /* read number of streams from GCAP register instead of using
1971 chip
->capture_streams
= (gcap
>> 8) & 0x0f;
1972 chip
->playback_streams
= (gcap
>> 12) & 0x0f;
1973 if (!chip
->playback_streams
&& !chip
->capture_streams
) {
1974 /* gcap didn't give any info, switching to old method */
1976 switch (chip
->driver_type
) {
1977 case AZX_DRIVER_ULI
:
1978 chip
->playback_streams
= ULI_NUM_PLAYBACK
;
1979 chip
->capture_streams
= ULI_NUM_CAPTURE
;
1981 case AZX_DRIVER_ATIHDMI
:
1982 case AZX_DRIVER_ATIHDMI_NS
:
1983 chip
->playback_streams
= ATIHDMI_NUM_PLAYBACK
;
1984 chip
->capture_streams
= ATIHDMI_NUM_CAPTURE
;
1986 case AZX_DRIVER_GENERIC
:
1988 chip
->playback_streams
= ICH6_NUM_PLAYBACK
;
1989 chip
->capture_streams
= ICH6_NUM_CAPTURE
;
1993 chip
->capture_index_offset
= 0;
1994 chip
->playback_index_offset
= chip
->capture_streams
;
1995 chip
->num_streams
= chip
->playback_streams
+ chip
->capture_streams
;
1997 /* sanity check for the SDxCTL.STRM field overflow */
1998 if (chip
->num_streams
> 15 &&
1999 (chip
->driver_caps
& AZX_DCAPS_SEPARATE_STREAM_TAG
) == 0) {
2000 dev_warn(chip
->card
->dev
, "number of I/O streams is %d, "
2001 "forcing separate stream tags", chip
->num_streams
);
2002 chip
->driver_caps
|= AZX_DCAPS_SEPARATE_STREAM_TAG
;
2005 /* initialize streams */
2006 err
= azx_init_streams(chip
);
2010 err
= azx_alloc_stream_pages(chip
);
2014 /* initialize chip */
2017 snd_hdac_i915_set_bclk(bus
);
2019 hda_intel_init_chip(chip
, (probe_only
[dev
] & 2) == 0);
2021 /* codec detection */
2022 if (!azx_bus(chip
)->codec_mask
) {
2023 dev_err(card
->dev
, "no codecs found!\n");
2024 /* keep running the rest for the runtime PM */
2027 if (azx_acquire_irq(chip
, 0) < 0)
2030 strcpy(card
->driver
, "HDA-Intel");
2031 strlcpy(card
->shortname
, driver_short_names
[chip
->driver_type
],
2032 sizeof(card
->shortname
));
2033 snprintf(card
->longname
, sizeof(card
->longname
),
2034 "%s at 0x%lx irq %i",
2035 card
->shortname
, bus
->addr
, bus
->irq
);
2040 #ifdef CONFIG_SND_HDA_PATCH_LOADER
2041 /* callback from request_firmware_nowait() */
2042 static void azx_firmware_cb(const struct firmware
*fw
, void *context
)
2044 struct snd_card
*card
= context
;
2045 struct azx
*chip
= card
->private_data
;
2050 dev_err(card
->dev
, "Cannot load firmware, continue without patching\n");
2051 if (!chip
->disabled
) {
2052 /* continue probing */
2053 azx_probe_continue(chip
);
2058 static int disable_msi_reset_irq(struct azx
*chip
)
2060 struct hdac_bus
*bus
= azx_bus(chip
);
2063 free_irq(bus
->irq
, chip
);
2065 chip
->card
->sync_irq
= -1;
2066 pci_disable_msi(chip
->pci
);
2068 err
= azx_acquire_irq(chip
, 1);
2075 static void pcm_mmap_prepare(struct snd_pcm_substream
*substream
,
2076 struct vm_area_struct
*area
)
2079 struct azx_pcm
*apcm
= snd_pcm_substream_chip(substream
);
2080 struct azx
*chip
= apcm
->chip
;
2081 if (chip
->uc_buffer
)
2082 area
->vm_page_prot
= pgprot_writecombine(area
->vm_page_prot
);
2086 /* Denylist for skipping the whole probe:
2087 * some HD-audio PCI entries are exposed without any codecs, and such devices
2088 * should be ignored from the beginning.
2090 static const struct pci_device_id driver_denylist
[] = {
2091 { PCI_DEVICE_SUB(0x1022, 0x1487, 0x1043, 0x874f) }, /* ASUS ROG Zenith II / Strix */
2092 { PCI_DEVICE_SUB(0x1022, 0x1487, 0x1462, 0xcb59) }, /* MSI TRX40 Creator */
2093 { PCI_DEVICE_SUB(0x1022, 0x1487, 0x1462, 0xcb60) }, /* MSI TRX40 */
2097 static const struct hda_controller_ops pci_hda_ops
= {
2098 .disable_msi_reset_irq
= disable_msi_reset_irq
,
2099 .pcm_mmap_prepare
= pcm_mmap_prepare
,
2100 .position_check
= azx_position_check
,
2103 static int azx_probe(struct pci_dev
*pci
,
2104 const struct pci_device_id
*pci_id
)
2107 struct snd_card
*card
;
2108 struct hda_intel
*hda
;
2110 bool schedule_probe
;
2113 if (pci_match_id(driver_denylist
, pci
)) {
2114 dev_info(&pci
->dev
, "Skipping the device on the denylist\n");
2118 if (dev
>= SNDRV_CARDS
)
2126 * stop probe if another Intel's DSP driver should be activated
2129 err
= snd_intel_dsp_driver_probe(pci
);
2130 if (err
!= SND_INTEL_DSP_DRIVER_ANY
&& err
!= SND_INTEL_DSP_DRIVER_LEGACY
) {
2131 dev_dbg(&pci
->dev
, "HDAudio driver not selected, aborting probe\n");
2135 dev_warn(&pci
->dev
, "dmic_detect option is deprecated, pass snd-intel-dspcfg.dsp_driver=1 option instead\n");
2138 err
= snd_card_new(&pci
->dev
, index
[dev
], id
[dev
], THIS_MODULE
,
2141 dev_err(&pci
->dev
, "Error creating card!\n");
2145 err
= azx_create(card
, pci
, dev
, pci_id
->driver_data
, &chip
);
2148 card
->private_data
= chip
;
2149 hda
= container_of(chip
, struct hda_intel
, chip
);
2151 pci_set_drvdata(pci
, card
);
2153 err
= register_vga_switcheroo(chip
);
2155 dev_err(card
->dev
, "Error registering vga_switcheroo client\n");
2159 if (check_hdmi_disabled(pci
)) {
2160 dev_info(card
->dev
, "VGA controller is disabled\n");
2161 dev_info(card
->dev
, "Delaying initialization\n");
2162 chip
->disabled
= true;
2165 schedule_probe
= !chip
->disabled
;
2167 #ifdef CONFIG_SND_HDA_PATCH_LOADER
2168 if (patch
[dev
] && *patch
[dev
]) {
2169 dev_info(card
->dev
, "Applying patch firmware '%s'\n",
2171 err
= request_firmware_nowait(THIS_MODULE
, true, patch
[dev
],
2172 &pci
->dev
, GFP_KERNEL
, card
,
2176 schedule_probe
= false; /* continued in azx_firmware_cb() */
2178 #endif /* CONFIG_SND_HDA_PATCH_LOADER */
2180 #ifndef CONFIG_SND_HDA_I915
2181 if (CONTROLLER_IN_GPU(pci
))
2182 dev_err(card
->dev
, "Haswell/Broadwell HDMI/DP must build in CONFIG_SND_HDA_I915\n");
2186 schedule_work(&hda
->probe_work
);
2190 complete_all(&hda
->probe_wait
);
2194 snd_card_free(card
);
2199 /* On some boards setting power_save to a non 0 value leads to clicking /
2200 * popping sounds when ever we enter/leave powersaving mode. Ideally we would
2201 * figure out how to avoid these sounds, but that is not always feasible.
2202 * So we keep a list of devices where we disable powersaving as its known
2203 * to causes problems on these devices.
2205 static const struct snd_pci_quirk power_save_denylist
[] = {
2206 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2207 SND_PCI_QUIRK(0x1849, 0xc892, "Asrock B85M-ITX", 0),
2208 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2209 SND_PCI_QUIRK(0x1849, 0x0397, "Asrock N68C-S UCC", 0),
2210 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2211 SND_PCI_QUIRK(0x1849, 0x7662, "Asrock H81M-HDS", 0),
2212 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2213 SND_PCI_QUIRK(0x1043, 0x8733, "Asus Prime X370-Pro", 0),
2214 /* https://bugzilla.redhat.com/show_bug.cgi?id=1581607 */
2215 SND_PCI_QUIRK(0x1558, 0x3501, "Clevo W35xSS_370SS", 0),
2216 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2217 SND_PCI_QUIRK(0x1558, 0x6504, "Clevo W65_67SB", 0),
2218 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2219 SND_PCI_QUIRK(0x1028, 0x0497, "Dell Precision T3600", 0),
2220 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2221 /* Note the P55A-UD3 and Z87-D3HP share the subsys id for the HDA dev */
2222 SND_PCI_QUIRK(0x1458, 0xa002, "Gigabyte P55A-UD3 / Z87-D3HP", 0),
2223 /* https://bugzilla.redhat.com/show_bug.cgi?id=1525104 */
2224 SND_PCI_QUIRK(0x8086, 0x2040, "Intel DZ77BH-55K", 0),
2225 /* https://bugzilla.kernel.org/show_bug.cgi?id=199607 */
2226 SND_PCI_QUIRK(0x8086, 0x2057, "Intel NUC5i7RYB", 0),
2227 /* https://bugs.launchpad.net/bugs/1821663 */
2228 SND_PCI_QUIRK(0x8086, 0x2064, "Intel SDP 8086:2064", 0),
2229 /* https://bugzilla.redhat.com/show_bug.cgi?id=1520902 */
2230 SND_PCI_QUIRK(0x8086, 0x2068, "Intel NUC7i3BNB", 0),
2231 /* https://bugzilla.kernel.org/show_bug.cgi?id=198611 */
2232 SND_PCI_QUIRK(0x17aa, 0x2227, "Lenovo X1 Carbon 3rd Gen", 0),
2233 /* https://bugzilla.redhat.com/show_bug.cgi?id=1689623 */
2234 SND_PCI_QUIRK(0x17aa, 0x367b, "Lenovo IdeaCentre B550", 0),
2235 /* https://bugzilla.redhat.com/show_bug.cgi?id=1572975 */
2236 SND_PCI_QUIRK(0x17aa, 0x36a7, "Lenovo C50 All in one", 0),
2237 /* https://bugs.launchpad.net/bugs/1821663 */
2238 SND_PCI_QUIRK(0x1631, 0xe017, "Packard Bell NEC IMEDIA 5204", 0),
2241 #endif /* CONFIG_PM */
2243 static void set_default_power_save(struct azx
*chip
)
2245 int val
= power_save
;
2249 const struct snd_pci_quirk
*q
;
2251 q
= snd_pci_quirk_lookup(chip
->pci
, power_save_denylist
);
2253 dev_info(chip
->card
->dev
, "device %04x:%04x is on the power_save denylist, forcing power_save to 0\n",
2254 q
->subvendor
, q
->subdevice
);
2258 #endif /* CONFIG_PM */
2259 snd_hda_set_power_save(&chip
->bus
, val
* 1000);
2262 /* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
2263 static const unsigned int azx_max_codecs
[AZX_NUM_DRIVERS
] = {
2264 [AZX_DRIVER_NVIDIA
] = 8,
2265 [AZX_DRIVER_TERA
] = 1,
2268 static int azx_probe_continue(struct azx
*chip
)
2270 struct hda_intel
*hda
= container_of(chip
, struct hda_intel
, chip
);
2271 struct hdac_bus
*bus
= azx_bus(chip
);
2272 struct pci_dev
*pci
= chip
->pci
;
2273 int dev
= chip
->dev_index
;
2276 to_hda_bus(bus
)->bus_probing
= 1;
2277 hda
->probe_continued
= 1;
2279 /* bind with i915 if needed */
2280 if (chip
->driver_caps
& AZX_DCAPS_I915_COMPONENT
) {
2281 err
= snd_hdac_i915_init(bus
);
2283 /* if the controller is bound only with HDMI/DP
2284 * (for HSW and BDW), we need to abort the probe;
2285 * for other chips, still continue probing as other
2286 * codecs can be on the same link.
2288 if (CONTROLLER_IN_GPU(pci
)) {
2289 dev_err(chip
->card
->dev
,
2290 "HSW/BDW HD-audio HDMI/DP requires binding with gfx driver\n");
2293 /* don't bother any longer */
2294 chip
->driver_caps
&= ~AZX_DCAPS_I915_COMPONENT
;
2298 /* HSW/BDW controllers need this power */
2299 if (CONTROLLER_IN_GPU(pci
))
2300 hda
->need_i915_power
= 1;
2303 /* Request display power well for the HDA controller or codec. For
2304 * Haswell/Broadwell, both the display HDA controller and codec need
2305 * this power. For other platforms, like Baytrail/Braswell, only the
2306 * display codec needs the power and it can be released after probe.
2308 display_power(chip
, true);
2310 err
= azx_first_init(chip
);
2314 #ifdef CONFIG_SND_HDA_INPUT_BEEP
2315 chip
->beep_mode
= beep_mode
[dev
];
2318 /* create codec instances */
2319 if (bus
->codec_mask
) {
2320 err
= azx_probe_codecs(chip
, azx_max_codecs
[chip
->driver_type
]);
2325 #ifdef CONFIG_SND_HDA_PATCH_LOADER
2327 err
= snd_hda_load_patch(&chip
->bus
, chip
->fw
->size
,
2332 release_firmware(chip
->fw
); /* no longer needed */
2337 if (bus
->codec_mask
&& !(probe_only
[dev
] & 1)) {
2338 err
= azx_codec_configure(chip
);
2343 err
= snd_card_register(chip
->card
);
2347 setup_vga_switcheroo_runtime_pm(chip
);
2350 azx_add_card_list(chip
);
2352 set_default_power_save(chip
);
2354 if (azx_has_pm_runtime(chip
)) {
2355 pm_runtime_use_autosuspend(&pci
->dev
);
2356 pm_runtime_put_autosuspend(&pci
->dev
);
2365 if (!hda
->need_i915_power
)
2366 display_power(chip
, false);
2367 complete_all(&hda
->probe_wait
);
2368 to_hda_bus(bus
)->bus_probing
= 0;
2372 static void azx_remove(struct pci_dev
*pci
)
2374 struct snd_card
*card
= pci_get_drvdata(pci
);
2376 struct hda_intel
*hda
;
2379 /* cancel the pending probing work */
2380 chip
= card
->private_data
;
2381 hda
= container_of(chip
, struct hda_intel
, chip
);
2382 /* FIXME: below is an ugly workaround.
2383 * Both device_release_driver() and driver_probe_device()
2384 * take *both* the device's and its parent's lock before
2385 * calling the remove() and probe() callbacks. The codec
2386 * probe takes the locks of both the codec itself and its
2387 * parent, i.e. the PCI controller dev. Meanwhile, when
2388 * the PCI controller is unbound, it takes its lock, too
2389 * ==> ouch, a deadlock!
2390 * As a workaround, we unlock temporarily here the controller
2391 * device during cancel_work_sync() call.
2393 device_unlock(&pci
->dev
);
2394 cancel_work_sync(&hda
->probe_work
);
2395 device_lock(&pci
->dev
);
2397 snd_card_free(card
);
2401 static void azx_shutdown(struct pci_dev
*pci
)
2403 struct snd_card
*card
= pci_get_drvdata(pci
);
2408 chip
= card
->private_data
;
2409 if (chip
&& chip
->running
)
2410 azx_stop_chip(chip
);
2414 static const struct pci_device_id azx_ids
[] = {
2416 { PCI_DEVICE(0x8086, 0x1c20),
2417 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH_NOPM
},
2419 { PCI_DEVICE(0x8086, 0x1d20),
2420 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH_NOPM
},
2422 { PCI_DEVICE(0x8086, 0x1e20),
2423 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH_NOPM
},
2425 { PCI_DEVICE(0x8086, 0x8c20),
2426 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2428 { PCI_DEVICE(0x8086, 0x8ca0),
2429 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2431 { PCI_DEVICE(0x8086, 0x8d20),
2432 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2433 { PCI_DEVICE(0x8086, 0x8d21),
2434 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2436 { PCI_DEVICE(0x8086, 0xa1f0),
2437 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_SKYLAKE
},
2438 { PCI_DEVICE(0x8086, 0xa270),
2439 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_SKYLAKE
},
2441 { PCI_DEVICE(0x8086, 0x9c20),
2442 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2444 { PCI_DEVICE(0x8086, 0x9c21),
2445 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2446 /* Wildcat Point-LP */
2447 { PCI_DEVICE(0x8086, 0x9ca0),
2448 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_PCH
},
2450 { PCI_DEVICE(0x8086, 0xa170),
2451 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2452 /* Sunrise Point-LP */
2453 { PCI_DEVICE(0x8086, 0x9d70),
2454 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2456 { PCI_DEVICE(0x8086, 0xa171),
2457 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2459 { PCI_DEVICE(0x8086, 0x9d71),
2460 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2462 { PCI_DEVICE(0x8086, 0xa2f0),
2463 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2465 { PCI_DEVICE(0x8086, 0xa348),
2466 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2468 { PCI_DEVICE(0x8086, 0x9dc8),
2469 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2471 { PCI_DEVICE(0x8086, 0x02C8),
2472 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2474 { PCI_DEVICE(0x8086, 0x06C8),
2475 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2477 { PCI_DEVICE(0x8086, 0xa3f0),
2478 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2480 { PCI_DEVICE(0x8086, 0x34c8),
2481 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2483 { PCI_DEVICE(0x8086, 0x3dc8),
2484 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2486 { PCI_DEVICE(0x8086, 0x38c8),
2487 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2488 { PCI_DEVICE(0x8086, 0x4dc8),
2489 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2491 { PCI_DEVICE(0x8086, 0xa0c8),
2492 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2494 { PCI_DEVICE(0x8086, 0x43c8),
2495 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2497 { PCI_DEVICE(0x8086, 0x490d),
2498 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2500 { PCI_DEVICE(0x8086, 0x4b55),
2501 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2502 { PCI_DEVICE(0x8086, 0x4b58),
2503 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_SKYLAKE
},
2504 /* Broxton-P(Apollolake) */
2505 { PCI_DEVICE(0x8086, 0x5a98),
2506 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_BROXTON
},
2508 { PCI_DEVICE(0x8086, 0x1a98),
2509 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_BROXTON
},
2511 { PCI_DEVICE(0x8086, 0x3198),
2512 .driver_data
= AZX_DRIVER_SKL
| AZX_DCAPS_INTEL_BROXTON
},
2514 { PCI_DEVICE(0x8086, 0x0a0c),
2515 .driver_data
= AZX_DRIVER_HDMI
| AZX_DCAPS_INTEL_HASWELL
},
2516 { PCI_DEVICE(0x8086, 0x0c0c),
2517 .driver_data
= AZX_DRIVER_HDMI
| AZX_DCAPS_INTEL_HASWELL
},
2518 { PCI_DEVICE(0x8086, 0x0d0c),
2519 .driver_data
= AZX_DRIVER_HDMI
| AZX_DCAPS_INTEL_HASWELL
},
2521 { PCI_DEVICE(0x8086, 0x160c),
2522 .driver_data
= AZX_DRIVER_HDMI
| AZX_DCAPS_INTEL_BROADWELL
},
2524 { PCI_DEVICE(0x8086, 0x3b56),
2525 .driver_data
= AZX_DRIVER_SCH
| AZX_DCAPS_INTEL_PCH_NOPM
},
2527 { PCI_DEVICE(0x8086, 0x811b),
2528 .driver_data
= AZX_DRIVER_SCH
| AZX_DCAPS_INTEL_PCH_BASE
},
2530 { PCI_DEVICE(0x8086, 0x080a),
2531 .driver_data
= AZX_DRIVER_SCH
| AZX_DCAPS_INTEL_PCH_BASE
},
2533 { PCI_DEVICE(0x8086, 0x0f04),
2534 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_BAYTRAIL
},
2536 { PCI_DEVICE(0x8086, 0x2284),
2537 .driver_data
= AZX_DRIVER_PCH
| AZX_DCAPS_INTEL_BRASWELL
},
2539 { PCI_DEVICE(0x8086, 0x2668),
2540 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2542 { PCI_DEVICE(0x8086, 0x27d8),
2543 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2545 { PCI_DEVICE(0x8086, 0x269a),
2546 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2548 { PCI_DEVICE(0x8086, 0x284b),
2549 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2551 { PCI_DEVICE(0x8086, 0x293e),
2552 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2554 { PCI_DEVICE(0x8086, 0x293f),
2555 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2557 { PCI_DEVICE(0x8086, 0x3a3e),
2558 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2560 { PCI_DEVICE(0x8086, 0x3a6e),
2561 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_INTEL_ICH
},
2563 { PCI_DEVICE(PCI_VENDOR_ID_INTEL
, PCI_ANY_ID
),
2564 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO
<< 8,
2565 .class_mask
= 0xffffff,
2566 .driver_data
= AZX_DRIVER_ICH
| AZX_DCAPS_NO_ALIGN_BUFSIZE
},
2567 /* ATI SB 450/600/700/800/900 */
2568 { PCI_DEVICE(0x1002, 0x437b),
2569 .driver_data
= AZX_DRIVER_ATI
| AZX_DCAPS_PRESET_ATI_SB
},
2570 { PCI_DEVICE(0x1002, 0x4383),
2571 .driver_data
= AZX_DRIVER_ATI
| AZX_DCAPS_PRESET_ATI_SB
},
2573 { PCI_DEVICE(0x1022, 0x780d),
2574 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_ATI_SB
},
2575 /* AMD, X370 & co */
2576 { PCI_DEVICE(0x1022, 0x1457),
2577 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_AMD_SB
},
2578 /* AMD, X570 & co */
2579 { PCI_DEVICE(0x1022, 0x1487),
2580 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_AMD_SB
},
2582 { PCI_DEVICE(0x1022, 0x157a),
2583 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_ATI_SB
|
2584 AZX_DCAPS_PM_RUNTIME
},
2586 { PCI_DEVICE(0x1022, 0x15e3),
2587 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_AMD_SB
},
2589 { PCI_DEVICE(0x1002, 0x0002),
2590 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2591 { PCI_DEVICE(0x1002, 0x1308),
2592 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2593 { PCI_DEVICE(0x1002, 0x157a),
2594 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2595 { PCI_DEVICE(0x1002, 0x15b3),
2596 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2597 { PCI_DEVICE(0x1002, 0x793b),
2598 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2599 { PCI_DEVICE(0x1002, 0x7919),
2600 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2601 { PCI_DEVICE(0x1002, 0x960f),
2602 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2603 { PCI_DEVICE(0x1002, 0x970f),
2604 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2605 { PCI_DEVICE(0x1002, 0x9840),
2606 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2607 { PCI_DEVICE(0x1002, 0xaa00),
2608 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2609 { PCI_DEVICE(0x1002, 0xaa08),
2610 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2611 { PCI_DEVICE(0x1002, 0xaa10),
2612 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2613 { PCI_DEVICE(0x1002, 0xaa18),
2614 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2615 { PCI_DEVICE(0x1002, 0xaa20),
2616 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2617 { PCI_DEVICE(0x1002, 0xaa28),
2618 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2619 { PCI_DEVICE(0x1002, 0xaa30),
2620 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2621 { PCI_DEVICE(0x1002, 0xaa38),
2622 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2623 { PCI_DEVICE(0x1002, 0xaa40),
2624 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2625 { PCI_DEVICE(0x1002, 0xaa48),
2626 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2627 { PCI_DEVICE(0x1002, 0xaa50),
2628 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2629 { PCI_DEVICE(0x1002, 0xaa58),
2630 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2631 { PCI_DEVICE(0x1002, 0xaa60),
2632 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2633 { PCI_DEVICE(0x1002, 0xaa68),
2634 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2635 { PCI_DEVICE(0x1002, 0xaa80),
2636 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2637 { PCI_DEVICE(0x1002, 0xaa88),
2638 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2639 { PCI_DEVICE(0x1002, 0xaa90),
2640 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2641 { PCI_DEVICE(0x1002, 0xaa98),
2642 .driver_data
= AZX_DRIVER_ATIHDMI
| AZX_DCAPS_PRESET_ATI_HDMI
},
2643 { PCI_DEVICE(0x1002, 0x9902),
2644 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2645 { PCI_DEVICE(0x1002, 0xaaa0),
2646 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2647 { PCI_DEVICE(0x1002, 0xaaa8),
2648 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2649 { PCI_DEVICE(0x1002, 0xaab0),
2650 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2651 { PCI_DEVICE(0x1002, 0xaac0),
2652 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2653 { PCI_DEVICE(0x1002, 0xaac8),
2654 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
},
2655 { PCI_DEVICE(0x1002, 0xaad8),
2656 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2657 AZX_DCAPS_PM_RUNTIME
},
2658 { PCI_DEVICE(0x1002, 0xaae0),
2659 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2660 AZX_DCAPS_PM_RUNTIME
},
2661 { PCI_DEVICE(0x1002, 0xaae8),
2662 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2663 AZX_DCAPS_PM_RUNTIME
},
2664 { PCI_DEVICE(0x1002, 0xaaf0),
2665 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2666 AZX_DCAPS_PM_RUNTIME
},
2667 { PCI_DEVICE(0x1002, 0xaaf8),
2668 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2669 AZX_DCAPS_PM_RUNTIME
},
2670 { PCI_DEVICE(0x1002, 0xab00),
2671 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2672 AZX_DCAPS_PM_RUNTIME
},
2673 { PCI_DEVICE(0x1002, 0xab08),
2674 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2675 AZX_DCAPS_PM_RUNTIME
},
2676 { PCI_DEVICE(0x1002, 0xab10),
2677 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2678 AZX_DCAPS_PM_RUNTIME
},
2679 { PCI_DEVICE(0x1002, 0xab18),
2680 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2681 AZX_DCAPS_PM_RUNTIME
},
2682 { PCI_DEVICE(0x1002, 0xab20),
2683 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2684 AZX_DCAPS_PM_RUNTIME
},
2685 { PCI_DEVICE(0x1002, 0xab28),
2686 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2687 AZX_DCAPS_PM_RUNTIME
},
2688 { PCI_DEVICE(0x1002, 0xab38),
2689 .driver_data
= AZX_DRIVER_ATIHDMI_NS
| AZX_DCAPS_PRESET_ATI_HDMI_NS
|
2690 AZX_DCAPS_PM_RUNTIME
},
2691 /* VIA VT8251/VT8237A */
2692 { PCI_DEVICE(0x1106, 0x3288), .driver_data
= AZX_DRIVER_VIA
},
2693 /* VIA GFX VT7122/VX900 */
2694 { PCI_DEVICE(0x1106, 0x9170), .driver_data
= AZX_DRIVER_GENERIC
},
2695 /* VIA GFX VT6122/VX11 */
2696 { PCI_DEVICE(0x1106, 0x9140), .driver_data
= AZX_DRIVER_GENERIC
},
2698 { PCI_DEVICE(0x1039, 0x7502), .driver_data
= AZX_DRIVER_SIS
},
2700 { PCI_DEVICE(0x10b9, 0x5461), .driver_data
= AZX_DRIVER_ULI
},
2702 { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA
, PCI_ANY_ID
),
2703 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO
<< 8,
2704 .class_mask
= 0xffffff,
2705 .driver_data
= AZX_DRIVER_NVIDIA
| AZX_DCAPS_PRESET_NVIDIA
},
2707 { PCI_DEVICE(0x6549, 0x1200),
2708 .driver_data
= AZX_DRIVER_TERA
| AZX_DCAPS_NO_64BIT
},
2709 { PCI_DEVICE(0x6549, 0x2200),
2710 .driver_data
= AZX_DRIVER_TERA
| AZX_DCAPS_NO_64BIT
},
2711 /* Creative X-Fi (CA0110-IBG) */
2713 { PCI_DEVICE(0x1102, 0x0010),
2714 .driver_data
= AZX_DRIVER_CTHDA
| AZX_DCAPS_PRESET_CTHDA
},
2715 { PCI_DEVICE(0x1102, 0x0012),
2716 .driver_data
= AZX_DRIVER_CTHDA
| AZX_DCAPS_PRESET_CTHDA
},
2717 #if !IS_ENABLED(CONFIG_SND_CTXFI)
2718 /* the following entry conflicts with snd-ctxfi driver,
2719 * as ctxfi driver mutates from HD-audio to native mode with
2720 * a special command sequence.
2722 { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE
, PCI_ANY_ID
),
2723 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO
<< 8,
2724 .class_mask
= 0xffffff,
2725 .driver_data
= AZX_DRIVER_CTX
| AZX_DCAPS_CTX_WORKAROUND
|
2726 AZX_DCAPS_NO_64BIT
| AZX_DCAPS_POSFIX_LPIB
},
2728 /* this entry seems still valid -- i.e. without emu20kx chip */
2729 { PCI_DEVICE(0x1102, 0x0009),
2730 .driver_data
= AZX_DRIVER_CTX
| AZX_DCAPS_CTX_WORKAROUND
|
2731 AZX_DCAPS_NO_64BIT
| AZX_DCAPS_POSFIX_LPIB
},
2734 { PCI_DEVICE(0x13f6, 0x5011),
2735 .driver_data
= AZX_DRIVER_CMEDIA
|
2736 AZX_DCAPS_NO_MSI
| AZX_DCAPS_POSFIX_LPIB
| AZX_DCAPS_SNOOP_OFF
},
2738 { PCI_DEVICE(0x17f3, 0x3010), .driver_data
= AZX_DRIVER_GENERIC
},
2739 /* VMware HDAudio */
2740 { PCI_DEVICE(0x15ad, 0x1977), .driver_data
= AZX_DRIVER_GENERIC
},
2741 /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */
2742 { PCI_DEVICE(PCI_VENDOR_ID_ATI
, PCI_ANY_ID
),
2743 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO
<< 8,
2744 .class_mask
= 0xffffff,
2745 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_ATI_HDMI
},
2746 { PCI_DEVICE(PCI_VENDOR_ID_AMD
, PCI_ANY_ID
),
2747 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO
<< 8,
2748 .class_mask
= 0xffffff,
2749 .driver_data
= AZX_DRIVER_GENERIC
| AZX_DCAPS_PRESET_ATI_HDMI
},
2751 { PCI_DEVICE(0x1d17, 0x3288), .driver_data
= AZX_DRIVER_ZHAOXIN
},
2754 MODULE_DEVICE_TABLE(pci
, azx_ids
);
2756 /* pci_driver definition */
2757 static struct pci_driver azx_driver
= {
2758 .name
= KBUILD_MODNAME
,
2759 .id_table
= azx_ids
,
2761 .remove
= azx_remove
,
2762 .shutdown
= azx_shutdown
,
2768 module_pci_driver(azx_driver
);