]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blob - sound/pci/rme96.c
projects / mirror_ubuntu-zesty-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
sched/clock: Fix up clear_sched_clock_stable()
[mirror_ubuntu-zesty-kernel.git] / sound / pci / rme96.c
1 /*
2 * ALSA driver for RME Digi96, Digi96/8 and Digi96/8 PRO/PAD/PST audio
3 * interfaces
4 *
5 * Copyright (c) 2000, 2001 Anders Torger <torger@ludd.luth.se>
6 *
7 * Thanks to Henk Hesselink <henk@anda.nl> for the analog volume control
8 * code.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23 *
24 */
25
26 #include <linux/delay.h>
27 #include <linux/init.h>
28 #include <linux/interrupt.h>
29 #include <linux/pci.h>
30 #include <linux/module.h>
31 #include <linux/vmalloc.h>
32
33 #include <sound/core.h>
34 #include <sound/info.h>
35 #include <sound/control.h>
36 #include <sound/pcm.h>
37 #include <sound/pcm_params.h>
38 #include <sound/asoundef.h>
39 #include <sound/initval.h>
40
41 #include <asm/io.h>
42
43 /* note, two last pcis should be equal, it is not a bug */
44
45 MODULE_AUTHOR("Anders Torger <torger@ludd.luth.se>");
46 MODULE_DESCRIPTION("RME Digi96, Digi96/8, Digi96/8 PRO, Digi96/8 PST, "
47 "Digi96/8 PAD");
48 MODULE_LICENSE("GPL");
49 MODULE_SUPPORTED_DEVICE("{{RME,Digi96},"
50 "{RME,Digi96/8},"
51 "{RME,Digi96/8 PRO},"
52 "{RME,Digi96/8 PST},"
53 "{RME,Digi96/8 PAD}}");
54
55 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
56 static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
57 static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
58
59 module_param_array(index, int, NULL, 0444);
60 MODULE_PARM_DESC(index, "Index value for RME Digi96 soundcard.");
61 module_param_array(id, charp, NULL, 0444);
62 MODULE_PARM_DESC(id, "ID string for RME Digi96 soundcard.");
63 module_param_array(enable, bool, NULL, 0444);
64 MODULE_PARM_DESC(enable, "Enable RME Digi96 soundcard.");
65
66 /*
67 * Defines for RME Digi96 series, from internal RME reference documents
68 * dated 12.01.00
69 */
70
71 #define RME96_SPDIF_NCHANNELS 2
72
73 /* Playback and capture buffer size */
74 #define RME96_BUFFER_SIZE 0x10000
75
76 /* IO area size */
77 #define RME96_IO_SIZE 0x60000
78
79 /* IO area offsets */
80 #define RME96_IO_PLAY_BUFFER 0x0
81 #define RME96_IO_REC_BUFFER 0x10000
82 #define RME96_IO_CONTROL_REGISTER 0x20000
83 #define RME96_IO_ADDITIONAL_REG 0x20004
84 #define RME96_IO_CONFIRM_PLAY_IRQ 0x20008
85 #define RME96_IO_CONFIRM_REC_IRQ 0x2000C
86 #define RME96_IO_SET_PLAY_POS 0x40000
87 #define RME96_IO_RESET_PLAY_POS 0x4FFFC
88 #define RME96_IO_SET_REC_POS 0x50000
89 #define RME96_IO_RESET_REC_POS 0x5FFFC
90 #define RME96_IO_GET_PLAY_POS 0x20000
91 #define RME96_IO_GET_REC_POS 0x30000
92
93 /* Write control register bits */
94 #define RME96_WCR_START (1 << 0)
95 #define RME96_WCR_START_2 (1 << 1)
96 #define RME96_WCR_GAIN_0 (1 << 2)
97 #define RME96_WCR_GAIN_1 (1 << 3)
98 #define RME96_WCR_MODE24 (1 << 4)
99 #define RME96_WCR_MODE24_2 (1 << 5)
100 #define RME96_WCR_BM (1 << 6)
101 #define RME96_WCR_BM_2 (1 << 7)
102 #define RME96_WCR_ADAT (1 << 8)
103 #define RME96_WCR_FREQ_0 (1 << 9)
104 #define RME96_WCR_FREQ_1 (1 << 10)
105 #define RME96_WCR_DS (1 << 11)
106 #define RME96_WCR_PRO (1 << 12)
107 #define RME96_WCR_EMP (1 << 13)
108 #define RME96_WCR_SEL (1 << 14)
109 #define RME96_WCR_MASTER (1 << 15)
110 #define RME96_WCR_PD (1 << 16)
111 #define RME96_WCR_INP_0 (1 << 17)
112 #define RME96_WCR_INP_1 (1 << 18)
113 #define RME96_WCR_THRU_0 (1 << 19)
114 #define RME96_WCR_THRU_1 (1 << 20)
115 #define RME96_WCR_THRU_2 (1 << 21)
116 #define RME96_WCR_THRU_3 (1 << 22)
117 #define RME96_WCR_THRU_4 (1 << 23)
118 #define RME96_WCR_THRU_5 (1 << 24)
119 #define RME96_WCR_THRU_6 (1 << 25)
120 #define RME96_WCR_THRU_7 (1 << 26)
121 #define RME96_WCR_DOLBY (1 << 27)
122 #define RME96_WCR_MONITOR_0 (1 << 28)
123 #define RME96_WCR_MONITOR_1 (1 << 29)
124 #define RME96_WCR_ISEL (1 << 30)
125 #define RME96_WCR_IDIS (1 << 31)
126
127 #define RME96_WCR_BITPOS_GAIN_0 2
128 #define RME96_WCR_BITPOS_GAIN_1 3
129 #define RME96_WCR_BITPOS_FREQ_0 9
130 #define RME96_WCR_BITPOS_FREQ_1 10
131 #define RME96_WCR_BITPOS_INP_0 17
132 #define RME96_WCR_BITPOS_INP_1 18
133 #define RME96_WCR_BITPOS_MONITOR_0 28
134 #define RME96_WCR_BITPOS_MONITOR_1 29
135
136 /* Read control register bits */
137 #define RME96_RCR_AUDIO_ADDR_MASK 0xFFFF
138 #define RME96_RCR_IRQ_2 (1 << 16)
139 #define RME96_RCR_T_OUT (1 << 17)
140 #define RME96_RCR_DEV_ID_0 (1 << 21)
141 #define RME96_RCR_DEV_ID_1 (1 << 22)
142 #define RME96_RCR_LOCK (1 << 23)
143 #define RME96_RCR_VERF (1 << 26)
144 #define RME96_RCR_F0 (1 << 27)
145 #define RME96_RCR_F1 (1 << 28)
146 #define RME96_RCR_F2 (1 << 29)
147 #define RME96_RCR_AUTOSYNC (1 << 30)
148 #define RME96_RCR_IRQ (1 << 31)
149
150 #define RME96_RCR_BITPOS_F0 27
151 #define RME96_RCR_BITPOS_F1 28
152 #define RME96_RCR_BITPOS_F2 29
153
154 /* Additional register bits */
155 #define RME96_AR_WSEL (1 << 0)
156 #define RME96_AR_ANALOG (1 << 1)
157 #define RME96_AR_FREQPAD_0 (1 << 2)
158 #define RME96_AR_FREQPAD_1 (1 << 3)
159 #define RME96_AR_FREQPAD_2 (1 << 4)
160 #define RME96_AR_PD2 (1 << 5)
161 #define RME96_AR_DAC_EN (1 << 6)
162 #define RME96_AR_CLATCH (1 << 7)
163 #define RME96_AR_CCLK (1 << 8)
164 #define RME96_AR_CDATA (1 << 9)
165
166 #define RME96_AR_BITPOS_F0 2
167 #define RME96_AR_BITPOS_F1 3
168 #define RME96_AR_BITPOS_F2 4
169
170 /* Monitor tracks */
171 #define RME96_MONITOR_TRACKS_1_2 0
172 #define RME96_MONITOR_TRACKS_3_4 1
173 #define RME96_MONITOR_TRACKS_5_6 2
174 #define RME96_MONITOR_TRACKS_7_8 3
175
176 /* Attenuation */
177 #define RME96_ATTENUATION_0 0
178 #define RME96_ATTENUATION_6 1
179 #define RME96_ATTENUATION_12 2
180 #define RME96_ATTENUATION_18 3
181
182 /* Input types */
183 #define RME96_INPUT_OPTICAL 0
184 #define RME96_INPUT_COAXIAL 1
185 #define RME96_INPUT_INTERNAL 2
186 #define RME96_INPUT_XLR 3
187 #define RME96_INPUT_ANALOG 4
188
189 /* Clock modes */
190 #define RME96_CLOCKMODE_SLAVE 0
191 #define RME96_CLOCKMODE_MASTER 1
192 #define RME96_CLOCKMODE_WORDCLOCK 2
193
194 /* Block sizes in bytes */
195 #define RME96_SMALL_BLOCK_SIZE 2048
196 #define RME96_LARGE_BLOCK_SIZE 8192
197
198 /* Volume control */
199 #define RME96_AD1852_VOL_BITS 14
200 #define RME96_AD1855_VOL_BITS 10
201
202 /* Defines for snd_rme96_trigger */
203 #define RME96_TB_START_PLAYBACK 1
204 #define RME96_TB_START_CAPTURE 2
205 #define RME96_TB_STOP_PLAYBACK 4
206 #define RME96_TB_STOP_CAPTURE 8
207 #define RME96_TB_RESET_PLAYPOS 16
208 #define RME96_TB_RESET_CAPTUREPOS 32
209 #define RME96_TB_CLEAR_PLAYBACK_IRQ 64
210 #define RME96_TB_CLEAR_CAPTURE_IRQ 128
211 #define RME96_RESUME_PLAYBACK (RME96_TB_START_PLAYBACK)
212 #define RME96_RESUME_CAPTURE (RME96_TB_START_CAPTURE)
213 #define RME96_RESUME_BOTH (RME96_RESUME_PLAYBACK \
214 | RME96_RESUME_CAPTURE)
215 #define RME96_START_PLAYBACK (RME96_TB_START_PLAYBACK \
216 | RME96_TB_RESET_PLAYPOS)
217 #define RME96_START_CAPTURE (RME96_TB_START_CAPTURE \
218 | RME96_TB_RESET_CAPTUREPOS)
219 #define RME96_START_BOTH (RME96_START_PLAYBACK \
220 | RME96_START_CAPTURE)
221 #define RME96_STOP_PLAYBACK (RME96_TB_STOP_PLAYBACK \
222 | RME96_TB_CLEAR_PLAYBACK_IRQ)
223 #define RME96_STOP_CAPTURE (RME96_TB_STOP_CAPTURE \
224 | RME96_TB_CLEAR_CAPTURE_IRQ)
225 #define RME96_STOP_BOTH (RME96_STOP_PLAYBACK \
226 | RME96_STOP_CAPTURE)
227
228 struct rme96 {
229 spinlock_t lock;
230 int irq;
231 unsigned long port;
232 void __iomem *iobase;
233
234 u32 wcreg; /* cached write control register value */
235 u32 wcreg_spdif; /* S/PDIF setup */
236 u32 wcreg_spdif_stream; /* S/PDIF setup (temporary) */
237 u32 rcreg; /* cached read control register value */
238 u32 areg; /* cached additional register value */
239 u16 vol[2]; /* cached volume of analog output */
240
241 u8 rev; /* card revision number */
242
243 #ifdef CONFIG_PM
244 u32 playback_pointer;
245 u32 capture_pointer;
246 void *playback_suspend_buffer;
247 void *capture_suspend_buffer;
248 #endif
249
250 struct snd_pcm_substream *playback_substream;
251 struct snd_pcm_substream *capture_substream;
252
253 int playback_frlog; /* log2 of framesize */
254 int capture_frlog;
255
256 size_t playback_periodsize; /* in bytes, zero if not used */
257 size_t capture_periodsize; /* in bytes, zero if not used */
258
259 struct snd_card *card;
260 struct snd_pcm *spdif_pcm;
261 struct snd_pcm *adat_pcm;
262 struct pci_dev *pci;
263 struct snd_kcontrol *spdif_ctl;
264 };
265
266 static DEFINE_PCI_DEVICE_TABLE(snd_rme96_ids) = {
267 { PCI_VDEVICE(XILINX, PCI_DEVICE_ID_RME_DIGI96), 0, },
268 { PCI_VDEVICE(XILINX, PCI_DEVICE_ID_RME_DIGI96_8), 0, },
269 { PCI_VDEVICE(XILINX, PCI_DEVICE_ID_RME_DIGI96_8_PRO), 0, },
270 { PCI_VDEVICE(XILINX, PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST), 0, },
271 { 0, }
272 };
273
274 MODULE_DEVICE_TABLE(pci, snd_rme96_ids);
275
276 #define RME96_ISPLAYING(rme96) ((rme96)->wcreg & RME96_WCR_START)
277 #define RME96_ISRECORDING(rme96) ((rme96)->wcreg & RME96_WCR_START_2)
278 #define RME96_HAS_ANALOG_IN(rme96) ((rme96)->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST)
279 #define RME96_HAS_ANALOG_OUT(rme96) ((rme96)->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PRO || \
280 (rme96)->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST)
281 #define RME96_DAC_IS_1852(rme96) (RME96_HAS_ANALOG_OUT(rme96) && (rme96)->rev >= 4)
282 #define RME96_DAC_IS_1855(rme96) (((rme96)->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST && (rme96)->rev < 4) || \
283 ((rme96)->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PRO && (rme96)->rev == 2))
284 #define RME96_185X_MAX_OUT(rme96) ((1 << (RME96_DAC_IS_1852(rme96) ? RME96_AD1852_VOL_BITS : RME96_AD1855_VOL_BITS)) - 1)
285
286 static int
287 snd_rme96_playback_prepare(struct snd_pcm_substream *substream);
288
289 static int
290 snd_rme96_capture_prepare(struct snd_pcm_substream *substream);
291
292 static int
293 snd_rme96_playback_trigger(struct snd_pcm_substream *substream,
294 int cmd);
295
296 static int
297 snd_rme96_capture_trigger(struct snd_pcm_substream *substream,
298 int cmd);
299
300 static snd_pcm_uframes_t
301 snd_rme96_playback_pointer(struct snd_pcm_substream *substream);
302
303 static snd_pcm_uframes_t
304 snd_rme96_capture_pointer(struct snd_pcm_substream *substream);
305
306 static void snd_rme96_proc_init(struct rme96 *rme96);
307
308 static int
309 snd_rme96_create_switches(struct snd_card *card,
310 struct rme96 *rme96);
311
312 static int
313 snd_rme96_getinputtype(struct rme96 *rme96);
314
315 static inline unsigned int
316 snd_rme96_playback_ptr(struct rme96 *rme96)
317 {
318 return (readl(rme96->iobase + RME96_IO_GET_PLAY_POS)
319 & RME96_RCR_AUDIO_ADDR_MASK) >> rme96->playback_frlog;
320 }
321
322 static inline unsigned int
323 snd_rme96_capture_ptr(struct rme96 *rme96)
324 {
325 return (readl(rme96->iobase + RME96_IO_GET_REC_POS)
326 & RME96_RCR_AUDIO_ADDR_MASK) >> rme96->capture_frlog;
327 }
328
329 static int
330 snd_rme96_playback_silence(struct snd_pcm_substream *substream,
331 int channel, /* not used (interleaved data) */
332 snd_pcm_uframes_t pos,
333 snd_pcm_uframes_t count)
334 {
335 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
336 count <<= rme96->playback_frlog;
337 pos <<= rme96->playback_frlog;
338 memset_io(rme96->iobase + RME96_IO_PLAY_BUFFER + pos,
339 0, count);
340 return 0;
341 }
342
343 static int
344 snd_rme96_playback_copy(struct snd_pcm_substream *substream,
345 int channel, /* not used (interleaved data) */
346 snd_pcm_uframes_t pos,
347 void __user *src,
348 snd_pcm_uframes_t count)
349 {
350 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
351 count <<= rme96->playback_frlog;
352 pos <<= rme96->playback_frlog;
353 return copy_from_user_toio(rme96->iobase + RME96_IO_PLAY_BUFFER + pos, src,
354 count);
355 }
356
357 static int
358 snd_rme96_capture_copy(struct snd_pcm_substream *substream,
359 int channel, /* not used (interleaved data) */
360 snd_pcm_uframes_t pos,
361 void __user *dst,
362 snd_pcm_uframes_t count)
363 {
364 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
365 count <<= rme96->capture_frlog;
366 pos <<= rme96->capture_frlog;
367 return copy_to_user_fromio(dst, rme96->iobase + RME96_IO_REC_BUFFER + pos,
368 count);
369 }
370
371 /*
372 * Digital output capabilities (S/PDIF)
373 */
374 static struct snd_pcm_hardware snd_rme96_playback_spdif_info =
375 {
376 .info = (SNDRV_PCM_INFO_MMAP_IOMEM |
377 SNDRV_PCM_INFO_MMAP_VALID |
378 SNDRV_PCM_INFO_SYNC_START |
379 SNDRV_PCM_INFO_RESUME |
380 SNDRV_PCM_INFO_INTERLEAVED |
381 SNDRV_PCM_INFO_PAUSE),
382 .formats = (SNDRV_PCM_FMTBIT_S16_LE |
383 SNDRV_PCM_FMTBIT_S32_LE),
384 .rates = (SNDRV_PCM_RATE_32000 |
385 SNDRV_PCM_RATE_44100 |
386 SNDRV_PCM_RATE_48000 |
387 SNDRV_PCM_RATE_64000 |
388 SNDRV_PCM_RATE_88200 |
389 SNDRV_PCM_RATE_96000),
390 .rate_min = 32000,
391 .rate_max = 96000,
392 .channels_min = 2,
393 .channels_max = 2,
394 .buffer_bytes_max = RME96_BUFFER_SIZE,
395 .period_bytes_min = RME96_SMALL_BLOCK_SIZE,
396 .period_bytes_max = RME96_LARGE_BLOCK_SIZE,
397 .periods_min = RME96_BUFFER_SIZE / RME96_LARGE_BLOCK_SIZE,
398 .periods_max = RME96_BUFFER_SIZE / RME96_SMALL_BLOCK_SIZE,
399 .fifo_size = 0,
400 };
401
402 /*
403 * Digital input capabilities (S/PDIF)
404 */
405 static struct snd_pcm_hardware snd_rme96_capture_spdif_info =
406 {
407 .info = (SNDRV_PCM_INFO_MMAP_IOMEM |
408 SNDRV_PCM_INFO_MMAP_VALID |
409 SNDRV_PCM_INFO_SYNC_START |
410 SNDRV_PCM_INFO_RESUME |
411 SNDRV_PCM_INFO_INTERLEAVED |
412 SNDRV_PCM_INFO_PAUSE),
413 .formats = (SNDRV_PCM_FMTBIT_S16_LE |
414 SNDRV_PCM_FMTBIT_S32_LE),
415 .rates = (SNDRV_PCM_RATE_32000 |
416 SNDRV_PCM_RATE_44100 |
417 SNDRV_PCM_RATE_48000 |
418 SNDRV_PCM_RATE_64000 |
419 SNDRV_PCM_RATE_88200 |
420 SNDRV_PCM_RATE_96000),
421 .rate_min = 32000,
422 .rate_max = 96000,
423 .channels_min = 2,
424 .channels_max = 2,
425 .buffer_bytes_max = RME96_BUFFER_SIZE,
426 .period_bytes_min = RME96_SMALL_BLOCK_SIZE,
427 .period_bytes_max = RME96_LARGE_BLOCK_SIZE,
428 .periods_min = RME96_BUFFER_SIZE / RME96_LARGE_BLOCK_SIZE,
429 .periods_max = RME96_BUFFER_SIZE / RME96_SMALL_BLOCK_SIZE,
430 .fifo_size = 0,
431 };
432
433 /*
434 * Digital output capabilities (ADAT)
435 */
436 static struct snd_pcm_hardware snd_rme96_playback_adat_info =
437 {
438 .info = (SNDRV_PCM_INFO_MMAP_IOMEM |
439 SNDRV_PCM_INFO_MMAP_VALID |
440 SNDRV_PCM_INFO_SYNC_START |
441 SNDRV_PCM_INFO_RESUME |
442 SNDRV_PCM_INFO_INTERLEAVED |
443 SNDRV_PCM_INFO_PAUSE),
444 .formats = (SNDRV_PCM_FMTBIT_S16_LE |
445 SNDRV_PCM_FMTBIT_S32_LE),
446 .rates = (SNDRV_PCM_RATE_44100 |
447 SNDRV_PCM_RATE_48000),
448 .rate_min = 44100,
449 .rate_max = 48000,
450 .channels_min = 8,
451 .channels_max = 8,
452 .buffer_bytes_max = RME96_BUFFER_SIZE,
453 .period_bytes_min = RME96_SMALL_BLOCK_SIZE,
454 .period_bytes_max = RME96_LARGE_BLOCK_SIZE,
455 .periods_min = RME96_BUFFER_SIZE / RME96_LARGE_BLOCK_SIZE,
456 .periods_max = RME96_BUFFER_SIZE / RME96_SMALL_BLOCK_SIZE,
457 .fifo_size = 0,
458 };
459
460 /*
461 * Digital input capabilities (ADAT)
462 */
463 static struct snd_pcm_hardware snd_rme96_capture_adat_info =
464 {
465 .info = (SNDRV_PCM_INFO_MMAP_IOMEM |
466 SNDRV_PCM_INFO_MMAP_VALID |
467 SNDRV_PCM_INFO_SYNC_START |
468 SNDRV_PCM_INFO_RESUME |
469 SNDRV_PCM_INFO_INTERLEAVED |
470 SNDRV_PCM_INFO_PAUSE),
471 .formats = (SNDRV_PCM_FMTBIT_S16_LE |
472 SNDRV_PCM_FMTBIT_S32_LE),
473 .rates = (SNDRV_PCM_RATE_44100 |
474 SNDRV_PCM_RATE_48000),
475 .rate_min = 44100,
476 .rate_max = 48000,
477 .channels_min = 8,
478 .channels_max = 8,
479 .buffer_bytes_max = RME96_BUFFER_SIZE,
480 .period_bytes_min = RME96_SMALL_BLOCK_SIZE,
481 .period_bytes_max = RME96_LARGE_BLOCK_SIZE,
482 .periods_min = RME96_BUFFER_SIZE / RME96_LARGE_BLOCK_SIZE,
483 .periods_max = RME96_BUFFER_SIZE / RME96_SMALL_BLOCK_SIZE,
484 .fifo_size = 0,
485 };
486
487 /*
488 * The CDATA, CCLK and CLATCH bits can be used to write to the SPI interface
489 * of the AD1852 or AD1852 D/A converter on the board. CDATA must be set up
490 * on the falling edge of CCLK and be stable on the rising edge. The rising
491 * edge of CLATCH after the last data bit clocks in the whole data word.
492 * A fast processor could probably drive the SPI interface faster than the
493 * DAC can handle (3MHz for the 1855, unknown for the 1852). The udelay(1)
494 * limits the data rate to 500KHz and only causes a delay of 33 microsecs.
495 *
496 * NOTE: increased delay from 1 to 10, since there where problems setting
497 * the volume.
498 */
499 static void
500 snd_rme96_write_SPI(struct rme96 *rme96, u16 val)
501 {
502 int i;
503
504 for (i = 0; i < 16; i++) {
505 if (val & 0x8000) {
506 rme96->areg |= RME96_AR_CDATA;
507 } else {
508 rme96->areg &= ~RME96_AR_CDATA;
509 }
510 rme96->areg &= ~(RME96_AR_CCLK | RME96_AR_CLATCH);
511 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
512 udelay(10);
513 rme96->areg |= RME96_AR_CCLK;
514 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
515 udelay(10);
516 val <<= 1;
517 }
518 rme96->areg &= ~(RME96_AR_CCLK | RME96_AR_CDATA);
519 rme96->areg |= RME96_AR_CLATCH;
520 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
521 udelay(10);
522 rme96->areg &= ~RME96_AR_CLATCH;
523 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
524 }
525
526 static void
527 snd_rme96_apply_dac_volume(struct rme96 *rme96)
528 {
529 if (RME96_DAC_IS_1852(rme96)) {
530 snd_rme96_write_SPI(rme96, (rme96->vol[0] << 2) | 0x0);
531 snd_rme96_write_SPI(rme96, (rme96->vol[1] << 2) | 0x2);
532 } else if (RME96_DAC_IS_1855(rme96)) {
533 snd_rme96_write_SPI(rme96, (rme96->vol[0] & 0x3FF) | 0x000);
534 snd_rme96_write_SPI(rme96, (rme96->vol[1] & 0x3FF) | 0x400);
535 }
536 }
537
538 static void
539 snd_rme96_reset_dac(struct rme96 *rme96)
540 {
541 writel(rme96->wcreg | RME96_WCR_PD,
542 rme96->iobase + RME96_IO_CONTROL_REGISTER);
543 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
544 }
545
546 static int
547 snd_rme96_getmontracks(struct rme96 *rme96)
548 {
549 return ((rme96->wcreg >> RME96_WCR_BITPOS_MONITOR_0) & 1) +
550 (((rme96->wcreg >> RME96_WCR_BITPOS_MONITOR_1) & 1) << 1);
551 }
552
553 static int
554 snd_rme96_setmontracks(struct rme96 *rme96,
555 int montracks)
556 {
557 if (montracks & 1) {
558 rme96->wcreg |= RME96_WCR_MONITOR_0;
559 } else {
560 rme96->wcreg &= ~RME96_WCR_MONITOR_0;
561 }
562 if (montracks & 2) {
563 rme96->wcreg |= RME96_WCR_MONITOR_1;
564 } else {
565 rme96->wcreg &= ~RME96_WCR_MONITOR_1;
566 }
567 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
568 return 0;
569 }
570
571 static int
572 snd_rme96_getattenuation(struct rme96 *rme96)
573 {
574 return ((rme96->wcreg >> RME96_WCR_BITPOS_GAIN_0) & 1) +
575 (((rme96->wcreg >> RME96_WCR_BITPOS_GAIN_1) & 1) << 1);
576 }
577
578 static int
579 snd_rme96_setattenuation(struct rme96 *rme96,
580 int attenuation)
581 {
582 switch (attenuation) {
583 case 0:
584 rme96->wcreg = (rme96->wcreg & ~RME96_WCR_GAIN_0) &
585 ~RME96_WCR_GAIN_1;
586 break;
587 case 1:
588 rme96->wcreg = (rme96->wcreg | RME96_WCR_GAIN_0) &
589 ~RME96_WCR_GAIN_1;
590 break;
591 case 2:
592 rme96->wcreg = (rme96->wcreg & ~RME96_WCR_GAIN_0) |
593 RME96_WCR_GAIN_1;
594 break;
595 case 3:
596 rme96->wcreg = (rme96->wcreg | RME96_WCR_GAIN_0) |
597 RME96_WCR_GAIN_1;
598 break;
599 default:
600 return -EINVAL;
601 }
602 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
603 return 0;
604 }
605
606 static int
607 snd_rme96_capture_getrate(struct rme96 *rme96,
608 int *is_adat)
609 {
610 int n, rate;
611
612 *is_adat = 0;
613 if (rme96->areg & RME96_AR_ANALOG) {
614 /* Analog input, overrides S/PDIF setting */
615 n = ((rme96->areg >> RME96_AR_BITPOS_F0) & 1) +
616 (((rme96->areg >> RME96_AR_BITPOS_F1) & 1) << 1);
617 switch (n) {
618 case 1:
619 rate = 32000;
620 break;
621 case 2:
622 rate = 44100;
623 break;
624 case 3:
625 rate = 48000;
626 break;
627 default:
628 return -1;
629 }
630 return (rme96->areg & RME96_AR_BITPOS_F2) ? rate << 1 : rate;
631 }
632
633 rme96->rcreg = readl(rme96->iobase + RME96_IO_CONTROL_REGISTER);
634 if (rme96->rcreg & RME96_RCR_LOCK) {
635 /* ADAT rate */
636 *is_adat = 1;
637 if (rme96->rcreg & RME96_RCR_T_OUT) {
638 return 48000;
639 }
640 return 44100;
641 }
642
643 if (rme96->rcreg & RME96_RCR_VERF) {
644 return -1;
645 }
646
647 /* S/PDIF rate */
648 n = ((rme96->rcreg >> RME96_RCR_BITPOS_F0) & 1) +
649 (((rme96->rcreg >> RME96_RCR_BITPOS_F1) & 1) << 1) +
650 (((rme96->rcreg >> RME96_RCR_BITPOS_F2) & 1) << 2);
651
652 switch (n) {
653 case 0:
654 if (rme96->rcreg & RME96_RCR_T_OUT) {
655 return 64000;
656 }
657 return -1;
658 case 3: return 96000;
659 case 4: return 88200;
660 case 5: return 48000;
661 case 6: return 44100;
662 case 7: return 32000;
663 default:
664 break;
665 }
666 return -1;
667 }
668
669 static int
670 snd_rme96_playback_getrate(struct rme96 *rme96)
671 {
672 int rate, dummy;
673
674 if (!(rme96->wcreg & RME96_WCR_MASTER) &&
675 snd_rme96_getinputtype(rme96) != RME96_INPUT_ANALOG &&
676 (rate = snd_rme96_capture_getrate(rme96, &dummy)) > 0)
677 {
678 /* slave clock */
679 return rate;
680 }
681 rate = ((rme96->wcreg >> RME96_WCR_BITPOS_FREQ_0) & 1) +
682 (((rme96->wcreg >> RME96_WCR_BITPOS_FREQ_1) & 1) << 1);
683 switch (rate) {
684 case 1:
685 rate = 32000;
686 break;
687 case 2:
688 rate = 44100;
689 break;
690 case 3:
691 rate = 48000;
692 break;
693 default:
694 return -1;
695 }
696 return (rme96->wcreg & RME96_WCR_DS) ? rate << 1 : rate;
697 }
698
699 static int
700 snd_rme96_playback_setrate(struct rme96 *rme96,
701 int rate)
702 {
703 int ds;
704
705 ds = rme96->wcreg & RME96_WCR_DS;
706 switch (rate) {
707 case 32000:
708 rme96->wcreg &= ~RME96_WCR_DS;
709 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_0) &
710 ~RME96_WCR_FREQ_1;
711 break;
712 case 44100:
713 rme96->wcreg &= ~RME96_WCR_DS;
714 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_1) &
715 ~RME96_WCR_FREQ_0;
716 break;
717 case 48000:
718 rme96->wcreg &= ~RME96_WCR_DS;
719 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_0) |
720 RME96_WCR_FREQ_1;
721 break;
722 case 64000:
723 rme96->wcreg |= RME96_WCR_DS;
724 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_0) &
725 ~RME96_WCR_FREQ_1;
726 break;
727 case 88200:
728 rme96->wcreg |= RME96_WCR_DS;
729 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_1) &
730 ~RME96_WCR_FREQ_0;
731 break;
732 case 96000:
733 rme96->wcreg |= RME96_WCR_DS;
734 rme96->wcreg = (rme96->wcreg | RME96_WCR_FREQ_0) |
735 RME96_WCR_FREQ_1;
736 break;
737 default:
738 return -EINVAL;
739 }
740 if ((!ds && rme96->wcreg & RME96_WCR_DS) ||
741 (ds && !(rme96->wcreg & RME96_WCR_DS)))
742 {
743 /* change to/from double-speed: reset the DAC (if available) */
744 snd_rme96_reset_dac(rme96);
745 } else {
746 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
747 }
748 return 0;
749 }
750
751 static int
752 snd_rme96_capture_analog_setrate(struct rme96 *rme96,
753 int rate)
754 {
755 switch (rate) {
756 case 32000:
757 rme96->areg = ((rme96->areg | RME96_AR_FREQPAD_0) &
758 ~RME96_AR_FREQPAD_1) & ~RME96_AR_FREQPAD_2;
759 break;
760 case 44100:
761 rme96->areg = ((rme96->areg & ~RME96_AR_FREQPAD_0) |
762 RME96_AR_FREQPAD_1) & ~RME96_AR_FREQPAD_2;
763 break;
764 case 48000:
765 rme96->areg = ((rme96->areg | RME96_AR_FREQPAD_0) |
766 RME96_AR_FREQPAD_1) & ~RME96_AR_FREQPAD_2;
767 break;
768 case 64000:
769 if (rme96->rev < 4) {
770 return -EINVAL;
771 }
772 rme96->areg = ((rme96->areg | RME96_AR_FREQPAD_0) &
773 ~RME96_AR_FREQPAD_1) | RME96_AR_FREQPAD_2;
774 break;
775 case 88200:
776 if (rme96->rev < 4) {
777 return -EINVAL;
778 }
779 rme96->areg = ((rme96->areg & ~RME96_AR_FREQPAD_0) |
780 RME96_AR_FREQPAD_1) | RME96_AR_FREQPAD_2;
781 break;
782 case 96000:
783 rme96->areg = ((rme96->areg | RME96_AR_FREQPAD_0) |
784 RME96_AR_FREQPAD_1) | RME96_AR_FREQPAD_2;
785 break;
786 default:
787 return -EINVAL;
788 }
789 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
790 return 0;
791 }
792
793 static int
794 snd_rme96_setclockmode(struct rme96 *rme96,
795 int mode)
796 {
797 switch (mode) {
798 case RME96_CLOCKMODE_SLAVE:
799 /* AutoSync */
800 rme96->wcreg &= ~RME96_WCR_MASTER;
801 rme96->areg &= ~RME96_AR_WSEL;
802 break;
803 case RME96_CLOCKMODE_MASTER:
804 /* Internal */
805 rme96->wcreg |= RME96_WCR_MASTER;
806 rme96->areg &= ~RME96_AR_WSEL;
807 break;
808 case RME96_CLOCKMODE_WORDCLOCK:
809 /* Word clock is a master mode */
810 rme96->wcreg |= RME96_WCR_MASTER;
811 rme96->areg |= RME96_AR_WSEL;
812 break;
813 default:
814 return -EINVAL;
815 }
816 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
817 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
818 return 0;
819 }
820
821 static int
822 snd_rme96_getclockmode(struct rme96 *rme96)
823 {
824 if (rme96->areg & RME96_AR_WSEL) {
825 return RME96_CLOCKMODE_WORDCLOCK;
826 }
827 return (rme96->wcreg & RME96_WCR_MASTER) ? RME96_CLOCKMODE_MASTER :
828 RME96_CLOCKMODE_SLAVE;
829 }
830
831 static int
832 snd_rme96_setinputtype(struct rme96 *rme96,
833 int type)
834 {
835 int n;
836
837 switch (type) {
838 case RME96_INPUT_OPTICAL:
839 rme96->wcreg = (rme96->wcreg & ~RME96_WCR_INP_0) &
840 ~RME96_WCR_INP_1;
841 break;
842 case RME96_INPUT_COAXIAL:
843 rme96->wcreg = (rme96->wcreg | RME96_WCR_INP_0) &
844 ~RME96_WCR_INP_1;
845 break;
846 case RME96_INPUT_INTERNAL:
847 rme96->wcreg = (rme96->wcreg & ~RME96_WCR_INP_0) |
848 RME96_WCR_INP_1;
849 break;
850 case RME96_INPUT_XLR:
851 if ((rme96->pci->device != PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST &&
852 rme96->pci->device != PCI_DEVICE_ID_RME_DIGI96_8_PRO) ||
853 (rme96->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST &&
854 rme96->rev > 4))
855 {
856 /* Only Digi96/8 PRO and Digi96/8 PAD supports XLR */
857 return -EINVAL;
858 }
859 rme96->wcreg = (rme96->wcreg | RME96_WCR_INP_0) |
860 RME96_WCR_INP_1;
861 break;
862 case RME96_INPUT_ANALOG:
863 if (!RME96_HAS_ANALOG_IN(rme96)) {
864 return -EINVAL;
865 }
866 rme96->areg |= RME96_AR_ANALOG;
867 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
868 if (rme96->rev < 4) {
869 /*
870 * Revision less than 004 does not support 64 and
871 * 88.2 kHz
872 */
873 if (snd_rme96_capture_getrate(rme96, &n) == 88200) {
874 snd_rme96_capture_analog_setrate(rme96, 44100);
875 }
876 if (snd_rme96_capture_getrate(rme96, &n) == 64000) {
877 snd_rme96_capture_analog_setrate(rme96, 32000);
878 }
879 }
880 return 0;
881 default:
882 return -EINVAL;
883 }
884 if (type != RME96_INPUT_ANALOG && RME96_HAS_ANALOG_IN(rme96)) {
885 rme96->areg &= ~RME96_AR_ANALOG;
886 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
887 }
888 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
889 return 0;
890 }
891
892 static int
893 snd_rme96_getinputtype(struct rme96 *rme96)
894 {
895 if (rme96->areg & RME96_AR_ANALOG) {
896 return RME96_INPUT_ANALOG;
897 }
898 return ((rme96->wcreg >> RME96_WCR_BITPOS_INP_0) & 1) +
899 (((rme96->wcreg >> RME96_WCR_BITPOS_INP_1) & 1) << 1);
900 }
901
902 static void
903 snd_rme96_setframelog(struct rme96 *rme96,
904 int n_channels,
905 int is_playback)
906 {
907 int frlog;
908
909 if (n_channels == 2) {
910 frlog = 1;
911 } else {
912 /* assume 8 channels */
913 frlog = 3;
914 }
915 if (is_playback) {
916 frlog += (rme96->wcreg & RME96_WCR_MODE24) ? 2 : 1;
917 rme96->playback_frlog = frlog;
918 } else {
919 frlog += (rme96->wcreg & RME96_WCR_MODE24_2) ? 2 : 1;
920 rme96->capture_frlog = frlog;
921 }
922 }
923
924 static int
925 snd_rme96_playback_setformat(struct rme96 *rme96,
926 int format)
927 {
928 switch (format) {
929 case SNDRV_PCM_FORMAT_S16_LE:
930 rme96->wcreg &= ~RME96_WCR_MODE24;
931 break;
932 case SNDRV_PCM_FORMAT_S32_LE:
933 rme96->wcreg |= RME96_WCR_MODE24;
934 break;
935 default:
936 return -EINVAL;
937 }
938 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
939 return 0;
940 }
941
942 static int
943 snd_rme96_capture_setformat(struct rme96 *rme96,
944 int format)
945 {
946 switch (format) {
947 case SNDRV_PCM_FORMAT_S16_LE:
948 rme96->wcreg &= ~RME96_WCR_MODE24_2;
949 break;
950 case SNDRV_PCM_FORMAT_S32_LE:
951 rme96->wcreg |= RME96_WCR_MODE24_2;
952 break;
953 default:
954 return -EINVAL;
955 }
956 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
957 return 0;
958 }
959
960 static void
961 snd_rme96_set_period_properties(struct rme96 *rme96,
962 size_t period_bytes)
963 {
964 switch (period_bytes) {
965 case RME96_LARGE_BLOCK_SIZE:
966 rme96->wcreg &= ~RME96_WCR_ISEL;
967 break;
968 case RME96_SMALL_BLOCK_SIZE:
969 rme96->wcreg |= RME96_WCR_ISEL;
970 break;
971 default:
972 snd_BUG();
973 break;
974 }
975 rme96->wcreg &= ~RME96_WCR_IDIS;
976 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
977 }
978
979 static int
980 snd_rme96_playback_hw_params(struct snd_pcm_substream *substream,
981 struct snd_pcm_hw_params *params)
982 {
983 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
984 struct snd_pcm_runtime *runtime = substream->runtime;
985 int err, rate, dummy;
986
987 runtime->dma_area = (void __force *)(rme96->iobase +
988 RME96_IO_PLAY_BUFFER);
989 runtime->dma_addr = rme96->port + RME96_IO_PLAY_BUFFER;
990 runtime->dma_bytes = RME96_BUFFER_SIZE;
991
992 spin_lock_irq(&rme96->lock);
993 if (!(rme96->wcreg & RME96_WCR_MASTER) &&
994 snd_rme96_getinputtype(rme96) != RME96_INPUT_ANALOG &&
995 (rate = snd_rme96_capture_getrate(rme96, &dummy)) > 0)
996 {
997 /* slave clock */
998 if ((int)params_rate(params) != rate) {
999 spin_unlock_irq(&rme96->lock);
1000 return -EIO;
1001 }
1002 } else if ((err = snd_rme96_playback_setrate(rme96, params_rate(params))) < 0) {
1003 spin_unlock_irq(&rme96->lock);
1004 return err;
1005 }
1006 if ((err = snd_rme96_playback_setformat(rme96, params_format(params))) < 0) {
1007 spin_unlock_irq(&rme96->lock);
1008 return err;
1009 }
1010 snd_rme96_setframelog(rme96, params_channels(params), 1);
1011 if (rme96->capture_periodsize != 0) {
1012 if (params_period_size(params) << rme96->playback_frlog !=
1013 rme96->capture_periodsize)
1014 {
1015 spin_unlock_irq(&rme96->lock);
1016 return -EBUSY;
1017 }
1018 }
1019 rme96->playback_periodsize =
1020 params_period_size(params) << rme96->playback_frlog;
1021 snd_rme96_set_period_properties(rme96, rme96->playback_periodsize);
1022 /* S/PDIF setup */
1023 if ((rme96->wcreg & RME96_WCR_ADAT) == 0) {
1024 rme96->wcreg &= ~(RME96_WCR_PRO | RME96_WCR_DOLBY | RME96_WCR_EMP);
1025 writel(rme96->wcreg |= rme96->wcreg_spdif_stream, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1026 }
1027 spin_unlock_irq(&rme96->lock);
1028
1029 return 0;
1030 }
1031
1032 static int
1033 snd_rme96_capture_hw_params(struct snd_pcm_substream *substream,
1034 struct snd_pcm_hw_params *params)
1035 {
1036 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1037 struct snd_pcm_runtime *runtime = substream->runtime;
1038 int err, isadat, rate;
1039
1040 runtime->dma_area = (void __force *)(rme96->iobase +
1041 RME96_IO_REC_BUFFER);
1042 runtime->dma_addr = rme96->port + RME96_IO_REC_BUFFER;
1043 runtime->dma_bytes = RME96_BUFFER_SIZE;
1044
1045 spin_lock_irq(&rme96->lock);
1046 if ((err = snd_rme96_capture_setformat(rme96, params_format(params))) < 0) {
1047 spin_unlock_irq(&rme96->lock);
1048 return err;
1049 }
1050 if (snd_rme96_getinputtype(rme96) == RME96_INPUT_ANALOG) {
1051 if ((err = snd_rme96_capture_analog_setrate(rme96,
1052 params_rate(params))) < 0)
1053 {
1054 spin_unlock_irq(&rme96->lock);
1055 return err;
1056 }
1057 } else if ((rate = snd_rme96_capture_getrate(rme96, &isadat)) > 0) {
1058 if ((int)params_rate(params) != rate) {
1059 spin_unlock_irq(&rme96->lock);
1060 return -EIO;
1061 }
1062 if ((isadat && runtime->hw.channels_min == 2) ||
1063 (!isadat && runtime->hw.channels_min == 8))
1064 {
1065 spin_unlock_irq(&rme96->lock);
1066 return -EIO;
1067 }
1068 }
1069 snd_rme96_setframelog(rme96, params_channels(params), 0);
1070 if (rme96->playback_periodsize != 0) {
1071 if (params_period_size(params) << rme96->capture_frlog !=
1072 rme96->playback_periodsize)
1073 {
1074 spin_unlock_irq(&rme96->lock);
1075 return -EBUSY;
1076 }
1077 }
1078 rme96->capture_periodsize =
1079 params_period_size(params) << rme96->capture_frlog;
1080 snd_rme96_set_period_properties(rme96, rme96->capture_periodsize);
1081 spin_unlock_irq(&rme96->lock);
1082
1083 return 0;
1084 }
1085
1086 static void
1087 snd_rme96_trigger(struct rme96 *rme96,
1088 int op)
1089 {
1090 if (op & RME96_TB_RESET_PLAYPOS)
1091 writel(0, rme96->iobase + RME96_IO_RESET_PLAY_POS);
1092 if (op & RME96_TB_RESET_CAPTUREPOS)
1093 writel(0, rme96->iobase + RME96_IO_RESET_REC_POS);
1094 if (op & RME96_TB_CLEAR_PLAYBACK_IRQ) {
1095 rme96->rcreg = readl(rme96->iobase + RME96_IO_CONTROL_REGISTER);
1096 if (rme96->rcreg & RME96_RCR_IRQ)
1097 writel(0, rme96->iobase + RME96_IO_CONFIRM_PLAY_IRQ);
1098 }
1099 if (op & RME96_TB_CLEAR_CAPTURE_IRQ) {
1100 rme96->rcreg = readl(rme96->iobase + RME96_IO_CONTROL_REGISTER);
1101 if (rme96->rcreg & RME96_RCR_IRQ_2)
1102 writel(0, rme96->iobase + RME96_IO_CONFIRM_REC_IRQ);
1103 }
1104 if (op & RME96_TB_START_PLAYBACK)
1105 rme96->wcreg |= RME96_WCR_START;
1106 if (op & RME96_TB_STOP_PLAYBACK)
1107 rme96->wcreg &= ~RME96_WCR_START;
1108 if (op & RME96_TB_START_CAPTURE)
1109 rme96->wcreg |= RME96_WCR_START_2;
1110 if (op & RME96_TB_STOP_CAPTURE)
1111 rme96->wcreg &= ~RME96_WCR_START_2;
1112 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1113 }
1114
1115
1116
1117 static irqreturn_t
1118 snd_rme96_interrupt(int irq,
1119 void *dev_id)
1120 {
1121 struct rme96 *rme96 = (struct rme96 *)dev_id;
1122
1123 rme96->rcreg = readl(rme96->iobase + RME96_IO_CONTROL_REGISTER);
1124 /* fastpath out, to ease interrupt sharing */
1125 if (!((rme96->rcreg & RME96_RCR_IRQ) ||
1126 (rme96->rcreg & RME96_RCR_IRQ_2)))
1127 {
1128 return IRQ_NONE;
1129 }
1130
1131 if (rme96->rcreg & RME96_RCR_IRQ) {
1132 /* playback */
1133 snd_pcm_period_elapsed(rme96->playback_substream);
1134 writel(0, rme96->iobase + RME96_IO_CONFIRM_PLAY_IRQ);
1135 }
1136 if (rme96->rcreg & RME96_RCR_IRQ_2) {
1137 /* capture */
1138 snd_pcm_period_elapsed(rme96->capture_substream);
1139 writel(0, rme96->iobase + RME96_IO_CONFIRM_REC_IRQ);
1140 }
1141 return IRQ_HANDLED;
1142 }
1143
1144 static unsigned int period_bytes[] = { RME96_SMALL_BLOCK_SIZE, RME96_LARGE_BLOCK_SIZE };
1145
1146 static struct snd_pcm_hw_constraint_list hw_constraints_period_bytes = {
1147 .count = ARRAY_SIZE(period_bytes),
1148 .list = period_bytes,
1149 .mask = 0
1150 };
1151
1152 static void
1153 rme96_set_buffer_size_constraint(struct rme96 *rme96,
1154 struct snd_pcm_runtime *runtime)
1155 {
1156 unsigned int size;
1157
1158 snd_pcm_hw_constraint_minmax(runtime, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
1159 RME96_BUFFER_SIZE, RME96_BUFFER_SIZE);
1160 if ((size = rme96->playback_periodsize) != 0 ||
1161 (size = rme96->capture_periodsize) != 0)
1162 snd_pcm_hw_constraint_minmax(runtime,
1163 SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1164 size, size);
1165 else
1166 snd_pcm_hw_constraint_list(runtime, 0,
1167 SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
1168 &hw_constraints_period_bytes);
1169 }
1170
1171 static int
1172 snd_rme96_playback_spdif_open(struct snd_pcm_substream *substream)
1173 {
1174 int rate, dummy;
1175 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1176 struct snd_pcm_runtime *runtime = substream->runtime;
1177
1178 snd_pcm_set_sync(substream);
1179 spin_lock_irq(&rme96->lock);
1180 if (rme96->playback_substream != NULL) {
1181 spin_unlock_irq(&rme96->lock);
1182 return -EBUSY;
1183 }
1184 rme96->wcreg &= ~RME96_WCR_ADAT;
1185 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1186 rme96->playback_substream = substream;
1187 spin_unlock_irq(&rme96->lock);
1188
1189 runtime->hw = snd_rme96_playback_spdif_info;
1190 if (!(rme96->wcreg & RME96_WCR_MASTER) &&
1191 snd_rme96_getinputtype(rme96) != RME96_INPUT_ANALOG &&
1192 (rate = snd_rme96_capture_getrate(rme96, &dummy)) > 0)
1193 {
1194 /* slave clock */
1195 runtime->hw.rates = snd_pcm_rate_to_rate_bit(rate);
1196 runtime->hw.rate_min = rate;
1197 runtime->hw.rate_max = rate;
1198 }
1199 rme96_set_buffer_size_constraint(rme96, runtime);
1200
1201 rme96->wcreg_spdif_stream = rme96->wcreg_spdif;
1202 rme96->spdif_ctl->vd[0].access &= ~SNDRV_CTL_ELEM_ACCESS_INACTIVE;
1203 snd_ctl_notify(rme96->card, SNDRV_CTL_EVENT_MASK_VALUE |
1204 SNDRV_CTL_EVENT_MASK_INFO, &rme96->spdif_ctl->id);
1205 return 0;
1206 }
1207
1208 static int
1209 snd_rme96_capture_spdif_open(struct snd_pcm_substream *substream)
1210 {
1211 int isadat, rate;
1212 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1213 struct snd_pcm_runtime *runtime = substream->runtime;
1214
1215 snd_pcm_set_sync(substream);
1216 runtime->hw = snd_rme96_capture_spdif_info;
1217 if (snd_rme96_getinputtype(rme96) != RME96_INPUT_ANALOG &&
1218 (rate = snd_rme96_capture_getrate(rme96, &isadat)) > 0)
1219 {
1220 if (isadat) {
1221 return -EIO;
1222 }
1223 runtime->hw.rates = snd_pcm_rate_to_rate_bit(rate);
1224 runtime->hw.rate_min = rate;
1225 runtime->hw.rate_max = rate;
1226 }
1227
1228 spin_lock_irq(&rme96->lock);
1229 if (rme96->capture_substream != NULL) {
1230 spin_unlock_irq(&rme96->lock);
1231 return -EBUSY;
1232 }
1233 rme96->capture_substream = substream;
1234 spin_unlock_irq(&rme96->lock);
1235
1236 rme96_set_buffer_size_constraint(rme96, runtime);
1237 return 0;
1238 }
1239
1240 static int
1241 snd_rme96_playback_adat_open(struct snd_pcm_substream *substream)
1242 {
1243 int rate, dummy;
1244 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1245 struct snd_pcm_runtime *runtime = substream->runtime;
1246
1247 snd_pcm_set_sync(substream);
1248 spin_lock_irq(&rme96->lock);
1249 if (rme96->playback_substream != NULL) {
1250 spin_unlock_irq(&rme96->lock);
1251 return -EBUSY;
1252 }
1253 rme96->wcreg |= RME96_WCR_ADAT;
1254 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1255 rme96->playback_substream = substream;
1256 spin_unlock_irq(&rme96->lock);
1257
1258 runtime->hw = snd_rme96_playback_adat_info;
1259 if (!(rme96->wcreg & RME96_WCR_MASTER) &&
1260 snd_rme96_getinputtype(rme96) != RME96_INPUT_ANALOG &&
1261 (rate = snd_rme96_capture_getrate(rme96, &dummy)) > 0)
1262 {
1263 /* slave clock */
1264 runtime->hw.rates = snd_pcm_rate_to_rate_bit(rate);
1265 runtime->hw.rate_min = rate;
1266 runtime->hw.rate_max = rate;
1267 }
1268 rme96_set_buffer_size_constraint(rme96, runtime);
1269 return 0;
1270 }
1271
1272 static int
1273 snd_rme96_capture_adat_open(struct snd_pcm_substream *substream)
1274 {
1275 int isadat, rate;
1276 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1277 struct snd_pcm_runtime *runtime = substream->runtime;
1278
1279 snd_pcm_set_sync(substream);
1280 runtime->hw = snd_rme96_capture_adat_info;
1281 if (snd_rme96_getinputtype(rme96) == RME96_INPUT_ANALOG) {
1282 /* makes no sense to use analog input. Note that analog
1283 expension cards AEB4/8-I are RME96_INPUT_INTERNAL */
1284 return -EIO;
1285 }
1286 if ((rate = snd_rme96_capture_getrate(rme96, &isadat)) > 0) {
1287 if (!isadat) {
1288 return -EIO;
1289 }
1290 runtime->hw.rates = snd_pcm_rate_to_rate_bit(rate);
1291 runtime->hw.rate_min = rate;
1292 runtime->hw.rate_max = rate;
1293 }
1294
1295 spin_lock_irq(&rme96->lock);
1296 if (rme96->capture_substream != NULL) {
1297 spin_unlock_irq(&rme96->lock);
1298 return -EBUSY;
1299 }
1300 rme96->capture_substream = substream;
1301 spin_unlock_irq(&rme96->lock);
1302
1303 rme96_set_buffer_size_constraint(rme96, runtime);
1304 return 0;
1305 }
1306
1307 static int
1308 snd_rme96_playback_close(struct snd_pcm_substream *substream)
1309 {
1310 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1311 int spdif = 0;
1312
1313 spin_lock_irq(&rme96->lock);
1314 if (RME96_ISPLAYING(rme96)) {
1315 snd_rme96_trigger(rme96, RME96_STOP_PLAYBACK);
1316 }
1317 rme96->playback_substream = NULL;
1318 rme96->playback_periodsize = 0;
1319 spdif = (rme96->wcreg & RME96_WCR_ADAT) == 0;
1320 spin_unlock_irq(&rme96->lock);
1321 if (spdif) {
1322 rme96->spdif_ctl->vd[0].access |= SNDRV_CTL_ELEM_ACCESS_INACTIVE;
1323 snd_ctl_notify(rme96->card, SNDRV_CTL_EVENT_MASK_VALUE |
1324 SNDRV_CTL_EVENT_MASK_INFO, &rme96->spdif_ctl->id);
1325 }
1326 return 0;
1327 }
1328
1329 static int
1330 snd_rme96_capture_close(struct snd_pcm_substream *substream)
1331 {
1332 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1333
1334 spin_lock_irq(&rme96->lock);
1335 if (RME96_ISRECORDING(rme96)) {
1336 snd_rme96_trigger(rme96, RME96_STOP_CAPTURE);
1337 }
1338 rme96->capture_substream = NULL;
1339 rme96->capture_periodsize = 0;
1340 spin_unlock_irq(&rme96->lock);
1341 return 0;
1342 }
1343
1344 static int
1345 snd_rme96_playback_prepare(struct snd_pcm_substream *substream)
1346 {
1347 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1348
1349 spin_lock_irq(&rme96->lock);
1350 if (RME96_ISPLAYING(rme96)) {
1351 snd_rme96_trigger(rme96, RME96_STOP_PLAYBACK);
1352 }
1353 writel(0, rme96->iobase + RME96_IO_RESET_PLAY_POS);
1354 spin_unlock_irq(&rme96->lock);
1355 return 0;
1356 }
1357
1358 static int
1359 snd_rme96_capture_prepare(struct snd_pcm_substream *substream)
1360 {
1361 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1362
1363 spin_lock_irq(&rme96->lock);
1364 if (RME96_ISRECORDING(rme96)) {
1365 snd_rme96_trigger(rme96, RME96_STOP_CAPTURE);
1366 }
1367 writel(0, rme96->iobase + RME96_IO_RESET_REC_POS);
1368 spin_unlock_irq(&rme96->lock);
1369 return 0;
1370 }
1371
1372 static int
1373 snd_rme96_playback_trigger(struct snd_pcm_substream *substream,
1374 int cmd)
1375 {
1376 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1377 struct snd_pcm_substream *s;
1378 bool sync;
1379
1380 snd_pcm_group_for_each_entry(s, substream) {
1381 if (snd_pcm_substream_chip(s) == rme96)
1382 snd_pcm_trigger_done(s, substream);
1383 }
1384
1385 sync = (rme96->playback_substream && rme96->capture_substream) &&
1386 (rme96->playback_substream->group ==
1387 rme96->capture_substream->group);
1388
1389 switch (cmd) {
1390 case SNDRV_PCM_TRIGGER_START:
1391 if (!RME96_ISPLAYING(rme96)) {
1392 if (substream != rme96->playback_substream)
1393 return -EBUSY;
1394 snd_rme96_trigger(rme96, sync ? RME96_START_BOTH
1395 : RME96_START_PLAYBACK);
1396 }
1397 break;
1398
1399 case SNDRV_PCM_TRIGGER_SUSPEND:
1400 case SNDRV_PCM_TRIGGER_STOP:
1401 if (RME96_ISPLAYING(rme96)) {
1402 if (substream != rme96->playback_substream)
1403 return -EBUSY;
1404 snd_rme96_trigger(rme96, sync ? RME96_STOP_BOTH
1405 : RME96_STOP_PLAYBACK);
1406 }
1407 break;
1408
1409 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
1410 if (RME96_ISPLAYING(rme96))
1411 snd_rme96_trigger(rme96, sync ? RME96_STOP_BOTH
1412 : RME96_STOP_PLAYBACK);
1413 break;
1414
1415 case SNDRV_PCM_TRIGGER_RESUME:
1416 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1417 if (!RME96_ISPLAYING(rme96))
1418 snd_rme96_trigger(rme96, sync ? RME96_RESUME_BOTH
1419 : RME96_RESUME_PLAYBACK);
1420 break;
1421
1422 default:
1423 return -EINVAL;
1424 }
1425
1426 return 0;
1427 }
1428
1429 static int
1430 snd_rme96_capture_trigger(struct snd_pcm_substream *substream,
1431 int cmd)
1432 {
1433 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1434 struct snd_pcm_substream *s;
1435 bool sync;
1436
1437 snd_pcm_group_for_each_entry(s, substream) {
1438 if (snd_pcm_substream_chip(s) == rme96)
1439 snd_pcm_trigger_done(s, substream);
1440 }
1441
1442 sync = (rme96->playback_substream && rme96->capture_substream) &&
1443 (rme96->playback_substream->group ==
1444 rme96->capture_substream->group);
1445
1446 switch (cmd) {
1447 case SNDRV_PCM_TRIGGER_START:
1448 if (!RME96_ISRECORDING(rme96)) {
1449 if (substream != rme96->capture_substream)
1450 return -EBUSY;
1451 snd_rme96_trigger(rme96, sync ? RME96_START_BOTH
1452 : RME96_START_CAPTURE);
1453 }
1454 break;
1455
1456 case SNDRV_PCM_TRIGGER_SUSPEND:
1457 case SNDRV_PCM_TRIGGER_STOP:
1458 if (RME96_ISRECORDING(rme96)) {
1459 if (substream != rme96->capture_substream)
1460 return -EBUSY;
1461 snd_rme96_trigger(rme96, sync ? RME96_STOP_BOTH
1462 : RME96_STOP_CAPTURE);
1463 }
1464 break;
1465
1466 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
1467 if (RME96_ISRECORDING(rme96))
1468 snd_rme96_trigger(rme96, sync ? RME96_STOP_BOTH
1469 : RME96_STOP_CAPTURE);
1470 break;
1471
1472 case SNDRV_PCM_TRIGGER_RESUME:
1473 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
1474 if (!RME96_ISRECORDING(rme96))
1475 snd_rme96_trigger(rme96, sync ? RME96_RESUME_BOTH
1476 : RME96_RESUME_CAPTURE);
1477 break;
1478
1479 default:
1480 return -EINVAL;
1481 }
1482
1483 return 0;
1484 }
1485
1486 static snd_pcm_uframes_t
1487 snd_rme96_playback_pointer(struct snd_pcm_substream *substream)
1488 {
1489 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1490 return snd_rme96_playback_ptr(rme96);
1491 }
1492
1493 static snd_pcm_uframes_t
1494 snd_rme96_capture_pointer(struct snd_pcm_substream *substream)
1495 {
1496 struct rme96 *rme96 = snd_pcm_substream_chip(substream);
1497 return snd_rme96_capture_ptr(rme96);
1498 }
1499
1500 static struct snd_pcm_ops snd_rme96_playback_spdif_ops = {
1501 .open = snd_rme96_playback_spdif_open,
1502 .close = snd_rme96_playback_close,
1503 .ioctl = snd_pcm_lib_ioctl,
1504 .hw_params = snd_rme96_playback_hw_params,
1505 .prepare = snd_rme96_playback_prepare,
1506 .trigger = snd_rme96_playback_trigger,
1507 .pointer = snd_rme96_playback_pointer,
1508 .copy = snd_rme96_playback_copy,
1509 .silence = snd_rme96_playback_silence,
1510 .mmap = snd_pcm_lib_mmap_iomem,
1511 };
1512
1513 static struct snd_pcm_ops snd_rme96_capture_spdif_ops = {
1514 .open = snd_rme96_capture_spdif_open,
1515 .close = snd_rme96_capture_close,
1516 .ioctl = snd_pcm_lib_ioctl,
1517 .hw_params = snd_rme96_capture_hw_params,
1518 .prepare = snd_rme96_capture_prepare,
1519 .trigger = snd_rme96_capture_trigger,
1520 .pointer = snd_rme96_capture_pointer,
1521 .copy = snd_rme96_capture_copy,
1522 .mmap = snd_pcm_lib_mmap_iomem,
1523 };
1524
1525 static struct snd_pcm_ops snd_rme96_playback_adat_ops = {
1526 .open = snd_rme96_playback_adat_open,
1527 .close = snd_rme96_playback_close,
1528 .ioctl = snd_pcm_lib_ioctl,
1529 .hw_params = snd_rme96_playback_hw_params,
1530 .prepare = snd_rme96_playback_prepare,
1531 .trigger = snd_rme96_playback_trigger,
1532 .pointer = snd_rme96_playback_pointer,
1533 .copy = snd_rme96_playback_copy,
1534 .silence = snd_rme96_playback_silence,
1535 .mmap = snd_pcm_lib_mmap_iomem,
1536 };
1537
1538 static struct snd_pcm_ops snd_rme96_capture_adat_ops = {
1539 .open = snd_rme96_capture_adat_open,
1540 .close = snd_rme96_capture_close,
1541 .ioctl = snd_pcm_lib_ioctl,
1542 .hw_params = snd_rme96_capture_hw_params,
1543 .prepare = snd_rme96_capture_prepare,
1544 .trigger = snd_rme96_capture_trigger,
1545 .pointer = snd_rme96_capture_pointer,
1546 .copy = snd_rme96_capture_copy,
1547 .mmap = snd_pcm_lib_mmap_iomem,
1548 };
1549
1550 static void
1551 snd_rme96_free(void *private_data)
1552 {
1553 struct rme96 *rme96 = (struct rme96 *)private_data;
1554
1555 if (rme96 == NULL) {
1556 return;
1557 }
1558 if (rme96->irq >= 0) {
1559 snd_rme96_trigger(rme96, RME96_STOP_BOTH);
1560 rme96->areg &= ~RME96_AR_DAC_EN;
1561 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
1562 free_irq(rme96->irq, (void *)rme96);
1563 rme96->irq = -1;
1564 }
1565 if (rme96->iobase) {
1566 iounmap(rme96->iobase);
1567 rme96->iobase = NULL;
1568 }
1569 if (rme96->port) {
1570 pci_release_regions(rme96->pci);
1571 rme96->port = 0;
1572 }
1573 #ifdef CONFIG_PM
1574 vfree(rme96->playback_suspend_buffer);
1575 vfree(rme96->capture_suspend_buffer);
1576 #endif
1577 pci_disable_device(rme96->pci);
1578 }
1579
1580 static void
1581 snd_rme96_free_spdif_pcm(struct snd_pcm *pcm)
1582 {
1583 struct rme96 *rme96 = pcm->private_data;
1584 rme96->spdif_pcm = NULL;
1585 }
1586
1587 static void
1588 snd_rme96_free_adat_pcm(struct snd_pcm *pcm)
1589 {
1590 struct rme96 *rme96 = pcm->private_data;
1591 rme96->adat_pcm = NULL;
1592 }
1593
1594 static int
1595 snd_rme96_create(struct rme96 *rme96)
1596 {
1597 struct pci_dev *pci = rme96->pci;
1598 int err;
1599
1600 rme96->irq = -1;
1601 spin_lock_init(&rme96->lock);
1602
1603 if ((err = pci_enable_device(pci)) < 0)
1604 return err;
1605
1606 if ((err = pci_request_regions(pci, "RME96")) < 0)
1607 return err;
1608 rme96->port = pci_resource_start(rme96->pci, 0);
1609
1610 rme96->iobase = ioremap_nocache(rme96->port, RME96_IO_SIZE);
1611 if (!rme96->iobase) {
1612 snd_printk(KERN_ERR "unable to remap memory region 0x%lx-0x%lx\n", rme96->port, rme96->port + RME96_IO_SIZE - 1);
1613 return -ENOMEM;
1614 }
1615
1616 if (request_irq(pci->irq, snd_rme96_interrupt, IRQF_SHARED,
1617 KBUILD_MODNAME, rme96)) {
1618 snd_printk(KERN_ERR "unable to grab IRQ %d\n", pci->irq);
1619 return -EBUSY;
1620 }
1621 rme96->irq = pci->irq;
1622
1623 /* read the card's revision number */
1624 pci_read_config_byte(pci, 8, &rme96->rev);
1625
1626 /* set up ALSA pcm device for S/PDIF */
1627 if ((err = snd_pcm_new(rme96->card, "Digi96 IEC958", 0,
1628 1, 1, &rme96->spdif_pcm)) < 0)
1629 {
1630 return err;
1631 }
1632 rme96->spdif_pcm->private_data = rme96;
1633 rme96->spdif_pcm->private_free = snd_rme96_free_spdif_pcm;
1634 strcpy(rme96->spdif_pcm->name, "Digi96 IEC958");
1635 snd_pcm_set_ops(rme96->spdif_pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_rme96_playback_spdif_ops);
1636 snd_pcm_set_ops(rme96->spdif_pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_rme96_capture_spdif_ops);
1637
1638 rme96->spdif_pcm->info_flags = 0;
1639
1640 /* set up ALSA pcm device for ADAT */
1641 if (pci->device == PCI_DEVICE_ID_RME_DIGI96) {
1642 /* ADAT is not available on the base model */
1643 rme96->adat_pcm = NULL;
1644 } else {
1645 if ((err = snd_pcm_new(rme96->card, "Digi96 ADAT", 1,
1646 1, 1, &rme96->adat_pcm)) < 0)
1647 {
1648 return err;
1649 }
1650 rme96->adat_pcm->private_data = rme96;
1651 rme96->adat_pcm->private_free = snd_rme96_free_adat_pcm;
1652 strcpy(rme96->adat_pcm->name, "Digi96 ADAT");
1653 snd_pcm_set_ops(rme96->adat_pcm, SNDRV_PCM_STREAM_PLAYBACK, &snd_rme96_playback_adat_ops);
1654 snd_pcm_set_ops(rme96->adat_pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_rme96_capture_adat_ops);
1655
1656 rme96->adat_pcm->info_flags = 0;
1657 }
1658
1659 rme96->playback_periodsize = 0;
1660 rme96->capture_periodsize = 0;
1661
1662 /* make sure playback/capture is stopped, if by some reason active */
1663 snd_rme96_trigger(rme96, RME96_STOP_BOTH);
1664
1665 /* set default values in registers */
1666 rme96->wcreg =
1667 RME96_WCR_FREQ_1 | /* set 44.1 kHz playback */
1668 RME96_WCR_SEL | /* normal playback */
1669 RME96_WCR_MASTER | /* set to master clock mode */
1670 RME96_WCR_INP_0; /* set coaxial input */
1671
1672 rme96->areg = RME96_AR_FREQPAD_1; /* set 44.1 kHz analog capture */
1673
1674 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1675 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
1676
1677 /* reset the ADC */
1678 writel(rme96->areg | RME96_AR_PD2,
1679 rme96->iobase + RME96_IO_ADDITIONAL_REG);
1680 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
1681
1682 /* reset and enable the DAC (order is important). */
1683 snd_rme96_reset_dac(rme96);
1684 rme96->areg |= RME96_AR_DAC_EN;
1685 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
1686
1687 /* reset playback and record buffer pointers */
1688 writel(0, rme96->iobase + RME96_IO_RESET_PLAY_POS);
1689 writel(0, rme96->iobase + RME96_IO_RESET_REC_POS);
1690
1691 /* reset volume */
1692 rme96->vol[0] = rme96->vol[1] = 0;
1693 if (RME96_HAS_ANALOG_OUT(rme96)) {
1694 snd_rme96_apply_dac_volume(rme96);
1695 }
1696
1697 /* init switch interface */
1698 if ((err = snd_rme96_create_switches(rme96->card, rme96)) < 0) {
1699 return err;
1700 }
1701
1702 /* init proc interface */
1703 snd_rme96_proc_init(rme96);
1704
1705 return 0;
1706 }
1707
1708 /*
1709 * proc interface
1710 */
1711
1712 static void
1713 snd_rme96_proc_read(struct snd_info_entry *entry, struct snd_info_buffer *buffer)
1714 {
1715 int n;
1716 struct rme96 *rme96 = entry->private_data;
1717
1718 rme96->rcreg = readl(rme96->iobase + RME96_IO_CONTROL_REGISTER);
1719
1720 snd_iprintf(buffer, rme96->card->longname);
1721 snd_iprintf(buffer, " (index #%d)\n", rme96->card->number + 1);
1722
1723 snd_iprintf(buffer, "\nGeneral settings\n");
1724 if (rme96->wcreg & RME96_WCR_IDIS) {
1725 snd_iprintf(buffer, " period size: N/A (interrupts "
1726 "disabled)\n");
1727 } else if (rme96->wcreg & RME96_WCR_ISEL) {
1728 snd_iprintf(buffer, " period size: 2048 bytes\n");
1729 } else {
1730 snd_iprintf(buffer, " period size: 8192 bytes\n");
1731 }
1732 snd_iprintf(buffer, "\nInput settings\n");
1733 switch (snd_rme96_getinputtype(rme96)) {
1734 case RME96_INPUT_OPTICAL:
1735 snd_iprintf(buffer, " input: optical");
1736 break;
1737 case RME96_INPUT_COAXIAL:
1738 snd_iprintf(buffer, " input: coaxial");
1739 break;
1740 case RME96_INPUT_INTERNAL:
1741 snd_iprintf(buffer, " input: internal");
1742 break;
1743 case RME96_INPUT_XLR:
1744 snd_iprintf(buffer, " input: XLR");
1745 break;
1746 case RME96_INPUT_ANALOG:
1747 snd_iprintf(buffer, " input: analog");
1748 break;
1749 }
1750 if (snd_rme96_capture_getrate(rme96, &n) < 0) {
1751 snd_iprintf(buffer, "\n sample rate: no valid signal\n");
1752 } else {
1753 if (n) {
1754 snd_iprintf(buffer, " (8 channels)\n");
1755 } else {
1756 snd_iprintf(buffer, " (2 channels)\n");
1757 }
1758 snd_iprintf(buffer, " sample rate: %d Hz\n",
1759 snd_rme96_capture_getrate(rme96, &n));
1760 }
1761 if (rme96->wcreg & RME96_WCR_MODE24_2) {
1762 snd_iprintf(buffer, " sample format: 24 bit\n");
1763 } else {
1764 snd_iprintf(buffer, " sample format: 16 bit\n");
1765 }
1766
1767 snd_iprintf(buffer, "\nOutput settings\n");
1768 if (rme96->wcreg & RME96_WCR_SEL) {
1769 snd_iprintf(buffer, " output signal: normal playback\n");
1770 } else {
1771 snd_iprintf(buffer, " output signal: same as input\n");
1772 }
1773 snd_iprintf(buffer, " sample rate: %d Hz\n",
1774 snd_rme96_playback_getrate(rme96));
1775 if (rme96->wcreg & RME96_WCR_MODE24) {
1776 snd_iprintf(buffer, " sample format: 24 bit\n");
1777 } else {
1778 snd_iprintf(buffer, " sample format: 16 bit\n");
1779 }
1780 if (rme96->areg & RME96_AR_WSEL) {
1781 snd_iprintf(buffer, " sample clock source: word clock\n");
1782 } else if (rme96->wcreg & RME96_WCR_MASTER) {
1783 snd_iprintf(buffer, " sample clock source: internal\n");
1784 } else if (snd_rme96_getinputtype(rme96) == RME96_INPUT_ANALOG) {
1785 snd_iprintf(buffer, " sample clock source: autosync (internal anyway due to analog input setting)\n");
1786 } else if (snd_rme96_capture_getrate(rme96, &n) < 0) {
1787 snd_iprintf(buffer, " sample clock source: autosync (internal anyway due to no valid signal)\n");
1788 } else {
1789 snd_iprintf(buffer, " sample clock source: autosync\n");
1790 }
1791 if (rme96->wcreg & RME96_WCR_PRO) {
1792 snd_iprintf(buffer, " format: AES/EBU (professional)\n");
1793 } else {
1794 snd_iprintf(buffer, " format: IEC958 (consumer)\n");
1795 }
1796 if (rme96->wcreg & RME96_WCR_EMP) {
1797 snd_iprintf(buffer, " emphasis: on\n");
1798 } else {
1799 snd_iprintf(buffer, " emphasis: off\n");
1800 }
1801 if (rme96->wcreg & RME96_WCR_DOLBY) {
1802 snd_iprintf(buffer, " non-audio (dolby): on\n");
1803 } else {
1804 snd_iprintf(buffer, " non-audio (dolby): off\n");
1805 }
1806 if (RME96_HAS_ANALOG_IN(rme96)) {
1807 snd_iprintf(buffer, "\nAnalog output settings\n");
1808 switch (snd_rme96_getmontracks(rme96)) {
1809 case RME96_MONITOR_TRACKS_1_2:
1810 snd_iprintf(buffer, " monitored ADAT tracks: 1+2\n");
1811 break;
1812 case RME96_MONITOR_TRACKS_3_4:
1813 snd_iprintf(buffer, " monitored ADAT tracks: 3+4\n");
1814 break;
1815 case RME96_MONITOR_TRACKS_5_6:
1816 snd_iprintf(buffer, " monitored ADAT tracks: 5+6\n");
1817 break;
1818 case RME96_MONITOR_TRACKS_7_8:
1819 snd_iprintf(buffer, " monitored ADAT tracks: 7+8\n");
1820 break;
1821 }
1822 switch (snd_rme96_getattenuation(rme96)) {
1823 case RME96_ATTENUATION_0:
1824 snd_iprintf(buffer, " attenuation: 0 dB\n");
1825 break;
1826 case RME96_ATTENUATION_6:
1827 snd_iprintf(buffer, " attenuation: -6 dB\n");
1828 break;
1829 case RME96_ATTENUATION_12:
1830 snd_iprintf(buffer, " attenuation: -12 dB\n");
1831 break;
1832 case RME96_ATTENUATION_18:
1833 snd_iprintf(buffer, " attenuation: -18 dB\n");
1834 break;
1835 }
1836 snd_iprintf(buffer, " volume left: %u\n", rme96->vol[0]);
1837 snd_iprintf(buffer, " volume right: %u\n", rme96->vol[1]);
1838 }
1839 }
1840
1841 static void snd_rme96_proc_init(struct rme96 *rme96)
1842 {
1843 struct snd_info_entry *entry;
1844
1845 if (! snd_card_proc_new(rme96->card, "rme96", &entry))
1846 snd_info_set_text_ops(entry, rme96, snd_rme96_proc_read);
1847 }
1848
1849 /*
1850 * control interface
1851 */
1852
1853 #define snd_rme96_info_loopback_control snd_ctl_boolean_mono_info
1854
1855 static int
1856 snd_rme96_get_loopback_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1857 {
1858 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
1859
1860 spin_lock_irq(&rme96->lock);
1861 ucontrol->value.integer.value[0] = rme96->wcreg & RME96_WCR_SEL ? 0 : 1;
1862 spin_unlock_irq(&rme96->lock);
1863 return 0;
1864 }
1865 static int
1866 snd_rme96_put_loopback_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1867 {
1868 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
1869 unsigned int val;
1870 int change;
1871
1872 val = ucontrol->value.integer.value[0] ? 0 : RME96_WCR_SEL;
1873 spin_lock_irq(&rme96->lock);
1874 val = (rme96->wcreg & ~RME96_WCR_SEL) | val;
1875 change = val != rme96->wcreg;
1876 rme96->wcreg = val;
1877 writel(val, rme96->iobase + RME96_IO_CONTROL_REGISTER);
1878 spin_unlock_irq(&rme96->lock);
1879 return change;
1880 }
1881
1882 static int
1883 snd_rme96_info_inputtype_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
1884 {
1885 static char *_texts[5] = { "Optical", "Coaxial", "Internal", "XLR", "Analog" };
1886 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
1887 char *texts[5] = { _texts[0], _texts[1], _texts[2], _texts[3], _texts[4] };
1888
1889 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
1890 uinfo->count = 1;
1891 switch (rme96->pci->device) {
1892 case PCI_DEVICE_ID_RME_DIGI96:
1893 case PCI_DEVICE_ID_RME_DIGI96_8:
1894 uinfo->value.enumerated.items = 3;
1895 break;
1896 case PCI_DEVICE_ID_RME_DIGI96_8_PRO:
1897 uinfo->value.enumerated.items = 4;
1898 break;
1899 case PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST:
1900 if (rme96->rev > 4) {
1901 /* PST */
1902 uinfo->value.enumerated.items = 4;
1903 texts[3] = _texts[4]; /* Analog instead of XLR */
1904 } else {
1905 /* PAD */
1906 uinfo->value.enumerated.items = 5;
1907 }
1908 break;
1909 default:
1910 snd_BUG();
1911 break;
1912 }
1913 if (uinfo->value.enumerated.item > uinfo->value.enumerated.items - 1) {
1914 uinfo->value.enumerated.item = uinfo->value.enumerated.items - 1;
1915 }
1916 strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
1917 return 0;
1918 }
1919 static int
1920 snd_rme96_get_inputtype_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1921 {
1922 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
1923 unsigned int items = 3;
1924
1925 spin_lock_irq(&rme96->lock);
1926 ucontrol->value.enumerated.item[0] = snd_rme96_getinputtype(rme96);
1927
1928 switch (rme96->pci->device) {
1929 case PCI_DEVICE_ID_RME_DIGI96:
1930 case PCI_DEVICE_ID_RME_DIGI96_8:
1931 items = 3;
1932 break;
1933 case PCI_DEVICE_ID_RME_DIGI96_8_PRO:
1934 items = 4;
1935 break;
1936 case PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST:
1937 if (rme96->rev > 4) {
1938 /* for handling PST case, (INPUT_ANALOG is moved to INPUT_XLR */
1939 if (ucontrol->value.enumerated.item[0] == RME96_INPUT_ANALOG) {
1940 ucontrol->value.enumerated.item[0] = RME96_INPUT_XLR;
1941 }
1942 items = 4;
1943 } else {
1944 items = 5;
1945 }
1946 break;
1947 default:
1948 snd_BUG();
1949 break;
1950 }
1951 if (ucontrol->value.enumerated.item[0] >= items) {
1952 ucontrol->value.enumerated.item[0] = items - 1;
1953 }
1954
1955 spin_unlock_irq(&rme96->lock);
1956 return 0;
1957 }
1958 static int
1959 snd_rme96_put_inputtype_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
1960 {
1961 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
1962 unsigned int val;
1963 int change, items = 3;
1964
1965 switch (rme96->pci->device) {
1966 case PCI_DEVICE_ID_RME_DIGI96:
1967 case PCI_DEVICE_ID_RME_DIGI96_8:
1968 items = 3;
1969 break;
1970 case PCI_DEVICE_ID_RME_DIGI96_8_PRO:
1971 items = 4;
1972 break;
1973 case PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST:
1974 if (rme96->rev > 4) {
1975 items = 4;
1976 } else {
1977 items = 5;
1978 }
1979 break;
1980 default:
1981 snd_BUG();
1982 break;
1983 }
1984 val = ucontrol->value.enumerated.item[0] % items;
1985
1986 /* special case for PST */
1987 if (rme96->pci->device == PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST && rme96->rev > 4) {
1988 if (val == RME96_INPUT_XLR) {
1989 val = RME96_INPUT_ANALOG;
1990 }
1991 }
1992
1993 spin_lock_irq(&rme96->lock);
1994 change = (int)val != snd_rme96_getinputtype(rme96);
1995 snd_rme96_setinputtype(rme96, val);
1996 spin_unlock_irq(&rme96->lock);
1997 return change;
1998 }
1999
2000 static int
2001 snd_rme96_info_clockmode_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2002 {
2003 static char *texts[3] = { "AutoSync", "Internal", "Word" };
2004
2005 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2006 uinfo->count = 1;
2007 uinfo->value.enumerated.items = 3;
2008 if (uinfo->value.enumerated.item > 2) {
2009 uinfo->value.enumerated.item = 2;
2010 }
2011 strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
2012 return 0;
2013 }
2014 static int
2015 snd_rme96_get_clockmode_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2016 {
2017 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2018
2019 spin_lock_irq(&rme96->lock);
2020 ucontrol->value.enumerated.item[0] = snd_rme96_getclockmode(rme96);
2021 spin_unlock_irq(&rme96->lock);
2022 return 0;
2023 }
2024 static int
2025 snd_rme96_put_clockmode_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2026 {
2027 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2028 unsigned int val;
2029 int change;
2030
2031 val = ucontrol->value.enumerated.item[0] % 3;
2032 spin_lock_irq(&rme96->lock);
2033 change = (int)val != snd_rme96_getclockmode(rme96);
2034 snd_rme96_setclockmode(rme96, val);
2035 spin_unlock_irq(&rme96->lock);
2036 return change;
2037 }
2038
2039 static int
2040 snd_rme96_info_attenuation_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2041 {
2042 static char *texts[4] = { "0 dB", "-6 dB", "-12 dB", "-18 dB" };
2043
2044 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2045 uinfo->count = 1;
2046 uinfo->value.enumerated.items = 4;
2047 if (uinfo->value.enumerated.item > 3) {
2048 uinfo->value.enumerated.item = 3;
2049 }
2050 strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
2051 return 0;
2052 }
2053 static int
2054 snd_rme96_get_attenuation_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2055 {
2056 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2057
2058 spin_lock_irq(&rme96->lock);
2059 ucontrol->value.enumerated.item[0] = snd_rme96_getattenuation(rme96);
2060 spin_unlock_irq(&rme96->lock);
2061 return 0;
2062 }
2063 static int
2064 snd_rme96_put_attenuation_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2065 {
2066 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2067 unsigned int val;
2068 int change;
2069
2070 val = ucontrol->value.enumerated.item[0] % 4;
2071 spin_lock_irq(&rme96->lock);
2072
2073 change = (int)val != snd_rme96_getattenuation(rme96);
2074 snd_rme96_setattenuation(rme96, val);
2075 spin_unlock_irq(&rme96->lock);
2076 return change;
2077 }
2078
2079 static int
2080 snd_rme96_info_montracks_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2081 {
2082 static char *texts[4] = { "1+2", "3+4", "5+6", "7+8" };
2083
2084 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2085 uinfo->count = 1;
2086 uinfo->value.enumerated.items = 4;
2087 if (uinfo->value.enumerated.item > 3) {
2088 uinfo->value.enumerated.item = 3;
2089 }
2090 strcpy(uinfo->value.enumerated.name, texts[uinfo->value.enumerated.item]);
2091 return 0;
2092 }
2093 static int
2094 snd_rme96_get_montracks_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2095 {
2096 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2097
2098 spin_lock_irq(&rme96->lock);
2099 ucontrol->value.enumerated.item[0] = snd_rme96_getmontracks(rme96);
2100 spin_unlock_irq(&rme96->lock);
2101 return 0;
2102 }
2103 static int
2104 snd_rme96_put_montracks_control(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2105 {
2106 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2107 unsigned int val;
2108 int change;
2109
2110 val = ucontrol->value.enumerated.item[0] % 4;
2111 spin_lock_irq(&rme96->lock);
2112 change = (int)val != snd_rme96_getmontracks(rme96);
2113 snd_rme96_setmontracks(rme96, val);
2114 spin_unlock_irq(&rme96->lock);
2115 return change;
2116 }
2117
2118 static u32 snd_rme96_convert_from_aes(struct snd_aes_iec958 *aes)
2119 {
2120 u32 val = 0;
2121 val |= (aes->status[0] & IEC958_AES0_PROFESSIONAL) ? RME96_WCR_PRO : 0;
2122 val |= (aes->status[0] & IEC958_AES0_NONAUDIO) ? RME96_WCR_DOLBY : 0;
2123 if (val & RME96_WCR_PRO)
2124 val |= (aes->status[0] & IEC958_AES0_PRO_EMPHASIS_5015) ? RME96_WCR_EMP : 0;
2125 else
2126 val |= (aes->status[0] & IEC958_AES0_CON_EMPHASIS_5015) ? RME96_WCR_EMP : 0;
2127 return val;
2128 }
2129
2130 static void snd_rme96_convert_to_aes(struct snd_aes_iec958 *aes, u32 val)
2131 {
2132 aes->status[0] = ((val & RME96_WCR_PRO) ? IEC958_AES0_PROFESSIONAL : 0) |
2133 ((val & RME96_WCR_DOLBY) ? IEC958_AES0_NONAUDIO : 0);
2134 if (val & RME96_WCR_PRO)
2135 aes->status[0] |= (val & RME96_WCR_EMP) ? IEC958_AES0_PRO_EMPHASIS_5015 : 0;
2136 else
2137 aes->status[0] |= (val & RME96_WCR_EMP) ? IEC958_AES0_CON_EMPHASIS_5015 : 0;
2138 }
2139
2140 static int snd_rme96_control_spdif_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2141 {
2142 uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
2143 uinfo->count = 1;
2144 return 0;
2145 }
2146
2147 static int snd_rme96_control_spdif_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2148 {
2149 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2150
2151 snd_rme96_convert_to_aes(&ucontrol->value.iec958, rme96->wcreg_spdif);
2152 return 0;
2153 }
2154
2155 static int snd_rme96_control_spdif_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2156 {
2157 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2158 int change;
2159 u32 val;
2160
2161 val = snd_rme96_convert_from_aes(&ucontrol->value.iec958);
2162 spin_lock_irq(&rme96->lock);
2163 change = val != rme96->wcreg_spdif;
2164 rme96->wcreg_spdif = val;
2165 spin_unlock_irq(&rme96->lock);
2166 return change;
2167 }
2168
2169 static int snd_rme96_control_spdif_stream_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2170 {
2171 uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
2172 uinfo->count = 1;
2173 return 0;
2174 }
2175
2176 static int snd_rme96_control_spdif_stream_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2177 {
2178 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2179
2180 snd_rme96_convert_to_aes(&ucontrol->value.iec958, rme96->wcreg_spdif_stream);
2181 return 0;
2182 }
2183
2184 static int snd_rme96_control_spdif_stream_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2185 {
2186 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2187 int change;
2188 u32 val;
2189
2190 val = snd_rme96_convert_from_aes(&ucontrol->value.iec958);
2191 spin_lock_irq(&rme96->lock);
2192 change = val != rme96->wcreg_spdif_stream;
2193 rme96->wcreg_spdif_stream = val;
2194 rme96->wcreg &= ~(RME96_WCR_PRO | RME96_WCR_DOLBY | RME96_WCR_EMP);
2195 rme96->wcreg |= val;
2196 writel(rme96->wcreg, rme96->iobase + RME96_IO_CONTROL_REGISTER);
2197 spin_unlock_irq(&rme96->lock);
2198 return change;
2199 }
2200
2201 static int snd_rme96_control_spdif_mask_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2202 {
2203 uinfo->type = SNDRV_CTL_ELEM_TYPE_IEC958;
2204 uinfo->count = 1;
2205 return 0;
2206 }
2207
2208 static int snd_rme96_control_spdif_mask_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2209 {
2210 ucontrol->value.iec958.status[0] = kcontrol->private_value;
2211 return 0;
2212 }
2213
2214 static int
2215 snd_rme96_dac_volume_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2216 {
2217 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2218
2219 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
2220 uinfo->count = 2;
2221 uinfo->value.integer.min = 0;
2222 uinfo->value.integer.max = RME96_185X_MAX_OUT(rme96);
2223 return 0;
2224 }
2225
2226 static int
2227 snd_rme96_dac_volume_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *u)
2228 {
2229 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2230
2231 spin_lock_irq(&rme96->lock);
2232 u->value.integer.value[0] = rme96->vol[0];
2233 u->value.integer.value[1] = rme96->vol[1];
2234 spin_unlock_irq(&rme96->lock);
2235
2236 return 0;
2237 }
2238
2239 static int
2240 snd_rme96_dac_volume_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *u)
2241 {
2242 struct rme96 *rme96 = snd_kcontrol_chip(kcontrol);
2243 int change = 0;
2244 unsigned int vol, maxvol;
2245
2246
2247 if (!RME96_HAS_ANALOG_OUT(rme96))
2248 return -EINVAL;
2249 maxvol = RME96_185X_MAX_OUT(rme96);
2250 spin_lock_irq(&rme96->lock);
2251 vol = u->value.integer.value[0];
2252 if (vol != rme96->vol[0] && vol <= maxvol) {
2253 rme96->vol[0] = vol;
2254 change = 1;
2255 }
2256 vol = u->value.integer.value[1];
2257 if (vol != rme96->vol[1] && vol <= maxvol) {
2258 rme96->vol[1] = vol;
2259 change = 1;
2260 }
2261 if (change)
2262 snd_rme96_apply_dac_volume(rme96);
2263 spin_unlock_irq(&rme96->lock);
2264
2265 return change;
2266 }
2267
2268 static struct snd_kcontrol_new snd_rme96_controls[] = {
2269 {
2270 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2271 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,DEFAULT),
2272 .info = snd_rme96_control_spdif_info,
2273 .get = snd_rme96_control_spdif_get,
2274 .put = snd_rme96_control_spdif_put
2275 },
2276 {
2277 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | SNDRV_CTL_ELEM_ACCESS_INACTIVE,
2278 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2279 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PCM_STREAM),
2280 .info = snd_rme96_control_spdif_stream_info,
2281 .get = snd_rme96_control_spdif_stream_get,
2282 .put = snd_rme96_control_spdif_stream_put
2283 },
2284 {
2285 .access = SNDRV_CTL_ELEM_ACCESS_READ,
2286 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2287 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,CON_MASK),
2288 .info = snd_rme96_control_spdif_mask_info,
2289 .get = snd_rme96_control_spdif_mask_get,
2290 .private_value = IEC958_AES0_NONAUDIO |
2291 IEC958_AES0_PROFESSIONAL |
2292 IEC958_AES0_CON_EMPHASIS
2293 },
2294 {
2295 .access = SNDRV_CTL_ELEM_ACCESS_READ,
2296 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
2297 .name = SNDRV_CTL_NAME_IEC958("",PLAYBACK,PRO_MASK),
2298 .info = snd_rme96_control_spdif_mask_info,
2299 .get = snd_rme96_control_spdif_mask_get,
2300 .private_value = IEC958_AES0_NONAUDIO |
2301 IEC958_AES0_PROFESSIONAL |
2302 IEC958_AES0_PRO_EMPHASIS
2303 },
2304 {
2305 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2306 .name = "Input Connector",
2307 .info = snd_rme96_info_inputtype_control,
2308 .get = snd_rme96_get_inputtype_control,
2309 .put = snd_rme96_put_inputtype_control
2310 },
2311 {
2312 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2313 .name = "Loopback Input",
2314 .info = snd_rme96_info_loopback_control,
2315 .get = snd_rme96_get_loopback_control,
2316 .put = snd_rme96_put_loopback_control
2317 },
2318 {
2319 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2320 .name = "Sample Clock Source",
2321 .info = snd_rme96_info_clockmode_control,
2322 .get = snd_rme96_get_clockmode_control,
2323 .put = snd_rme96_put_clockmode_control
2324 },
2325 {
2326 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2327 .name = "Monitor Tracks",
2328 .info = snd_rme96_info_montracks_control,
2329 .get = snd_rme96_get_montracks_control,
2330 .put = snd_rme96_put_montracks_control
2331 },
2332 {
2333 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2334 .name = "Attenuation",
2335 .info = snd_rme96_info_attenuation_control,
2336 .get = snd_rme96_get_attenuation_control,
2337 .put = snd_rme96_put_attenuation_control
2338 },
2339 {
2340 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2341 .name = "DAC Playback Volume",
2342 .info = snd_rme96_dac_volume_info,
2343 .get = snd_rme96_dac_volume_get,
2344 .put = snd_rme96_dac_volume_put
2345 }
2346 };
2347
2348 static int
2349 snd_rme96_create_switches(struct snd_card *card,
2350 struct rme96 *rme96)
2351 {
2352 int idx, err;
2353 struct snd_kcontrol *kctl;
2354
2355 for (idx = 0; idx < 7; idx++) {
2356 if ((err = snd_ctl_add(card, kctl = snd_ctl_new1(&snd_rme96_controls[idx], rme96))) < 0)
2357 return err;
2358 if (idx == 1) /* IEC958 (S/PDIF) Stream */
2359 rme96->spdif_ctl = kctl;
2360 }
2361
2362 if (RME96_HAS_ANALOG_OUT(rme96)) {
2363 for (idx = 7; idx < 10; idx++)
2364 if ((err = snd_ctl_add(card, snd_ctl_new1(&snd_rme96_controls[idx], rme96))) < 0)
2365 return err;
2366 }
2367
2368 return 0;
2369 }
2370
2371 /*
2372 * Card initialisation
2373 */
2374
2375 #ifdef CONFIG_PM
2376
2377 static int
2378 snd_rme96_suspend(struct pci_dev *pci,
2379 pm_message_t state)
2380 {
2381 struct snd_card *card = pci_get_drvdata(pci);
2382 struct rme96 *rme96 = card->private_data;
2383
2384 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
2385 snd_pcm_suspend(rme96->playback_substream);
2386 snd_pcm_suspend(rme96->capture_substream);
2387
2388 /* save capture & playback pointers */
2389 rme96->playback_pointer = readl(rme96->iobase + RME96_IO_GET_PLAY_POS)
2390 & RME96_RCR_AUDIO_ADDR_MASK;
2391 rme96->capture_pointer = readl(rme96->iobase + RME96_IO_GET_REC_POS)
2392 & RME96_RCR_AUDIO_ADDR_MASK;
2393
2394 /* save playback and capture buffers */
2395 memcpy_fromio(rme96->playback_suspend_buffer,
2396 rme96->iobase + RME96_IO_PLAY_BUFFER, RME96_BUFFER_SIZE);
2397 memcpy_fromio(rme96->capture_suspend_buffer,
2398 rme96->iobase + RME96_IO_REC_BUFFER, RME96_BUFFER_SIZE);
2399
2400 /* disable the DAC */
2401 rme96->areg &= ~RME96_AR_DAC_EN;
2402 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
2403
2404 pci_disable_device(pci);
2405 pci_save_state(pci);
2406
2407 return 0;
2408 }
2409
2410 static int
2411 snd_rme96_resume(struct pci_dev *pci)
2412 {
2413 struct snd_card *card = pci_get_drvdata(pci);
2414 struct rme96 *rme96 = card->private_data;
2415
2416 pci_restore_state(pci);
2417 if (pci_enable_device(pci) < 0) {
2418 printk(KERN_ERR "rme96: pci_enable_device failed, disabling device\n");
2419 snd_card_disconnect(card);
2420 return -EIO;
2421 }
2422
2423 /* reset playback and record buffer pointers */
2424 writel(0, rme96->iobase + RME96_IO_SET_PLAY_POS
2425 + rme96->playback_pointer);
2426 writel(0, rme96->iobase + RME96_IO_SET_REC_POS
2427 + rme96->capture_pointer);
2428
2429 /* restore playback and capture buffers */
2430 memcpy_toio(rme96->iobase + RME96_IO_PLAY_BUFFER,
2431 rme96->playback_suspend_buffer, RME96_BUFFER_SIZE);
2432 memcpy_toio(rme96->iobase + RME96_IO_REC_BUFFER,
2433 rme96->capture_suspend_buffer, RME96_BUFFER_SIZE);
2434
2435 /* reset the ADC */
2436 writel(rme96->areg | RME96_AR_PD2,
2437 rme96->iobase + RME96_IO_ADDITIONAL_REG);
2438 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
2439
2440 /* reset and enable DAC, restore analog volume */
2441 snd_rme96_reset_dac(rme96);
2442 rme96->areg |= RME96_AR_DAC_EN;
2443 writel(rme96->areg, rme96->iobase + RME96_IO_ADDITIONAL_REG);
2444 if (RME96_HAS_ANALOG_OUT(rme96)) {
2445 usleep_range(3000, 10000);
2446 snd_rme96_apply_dac_volume(rme96);
2447 }
2448
2449 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
2450
2451 return 0;
2452 }
2453
2454 #endif
2455
2456 static void snd_rme96_card_free(struct snd_card *card)
2457 {
2458 snd_rme96_free(card->private_data);
2459 }
2460
2461 static int
2462 snd_rme96_probe(struct pci_dev *pci,
2463 const struct pci_device_id *pci_id)
2464 {
2465 static int dev;
2466 struct rme96 *rme96;
2467 struct snd_card *card;
2468 int err;
2469 u8 val;
2470
2471 if (dev >= SNDRV_CARDS) {
2472 return -ENODEV;
2473 }
2474 if (!enable[dev]) {
2475 dev++;
2476 return -ENOENT;
2477 }
2478 err = snd_card_create(index[dev], id[dev], THIS_MODULE,
2479 sizeof(struct rme96), &card);
2480 if (err < 0)
2481 return err;
2482 card->private_free = snd_rme96_card_free;
2483 rme96 = card->private_data;
2484 rme96->card = card;
2485 rme96->pci = pci;
2486 snd_card_set_dev(card, &pci->dev);
2487 if ((err = snd_rme96_create(rme96)) < 0) {
2488 snd_card_free(card);
2489 return err;
2490 }
2491
2492 #ifdef CONFIG_PM
2493 rme96->playback_suspend_buffer = vmalloc(RME96_BUFFER_SIZE);
2494 if (!rme96->playback_suspend_buffer) {
2495 snd_printk(KERN_ERR
2496 "Failed to allocate playback suspend buffer!\n");
2497 snd_card_free(card);
2498 return -ENOMEM;
2499 }
2500 rme96->capture_suspend_buffer = vmalloc(RME96_BUFFER_SIZE);
2501 if (!rme96->capture_suspend_buffer) {
2502 snd_printk(KERN_ERR
2503 "Failed to allocate capture suspend buffer!\n");
2504 snd_card_free(card);
2505 return -ENOMEM;
2506 }
2507 #endif
2508
2509 strcpy(card->driver, "Digi96");
2510 switch (rme96->pci->device) {
2511 case PCI_DEVICE_ID_RME_DIGI96:
2512 strcpy(card->shortname, "RME Digi96");
2513 break;
2514 case PCI_DEVICE_ID_RME_DIGI96_8:
2515 strcpy(card->shortname, "RME Digi96/8");
2516 break;
2517 case PCI_DEVICE_ID_RME_DIGI96_8_PRO:
2518 strcpy(card->shortname, "RME Digi96/8 PRO");
2519 break;
2520 case PCI_DEVICE_ID_RME_DIGI96_8_PAD_OR_PST:
2521 pci_read_config_byte(rme96->pci, 8, &val);
2522 if (val < 5) {
2523 strcpy(card->shortname, "RME Digi96/8 PAD");
2524 } else {
2525 strcpy(card->shortname, "RME Digi96/8 PST");
2526 }
2527 break;
2528 }
2529 sprintf(card->longname, "%s at 0x%lx, irq %d", card->shortname,
2530 rme96->port, rme96->irq);
2531
2532 if ((err = snd_card_register(card)) < 0) {
2533 snd_card_free(card);
2534 return err;
2535 }
2536 pci_set_drvdata(pci, card);
2537 dev++;
2538 return 0;
2539 }
2540
2541 static void snd_rme96_remove(struct pci_dev *pci)
2542 {
2543 snd_card_free(pci_get_drvdata(pci));
2544 }
2545
2546 static struct pci_driver rme96_driver = {
2547 .name = KBUILD_MODNAME,
2548 .id_table = snd_rme96_ids,
2549 .probe = snd_rme96_probe,
2550 .remove = snd_rme96_remove,
2551 #ifdef CONFIG_PM
2552 .suspend = snd_rme96_suspend,
2553 .resume = snd_rme96_resume,
2554 #endif
2555 };
2556
2557 module_pci_driver(rme96_driver);
ubuntu-zesty-kernel mirror