]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blob - sound/soc/davinci/davinci-mcasp.c
projects / mirror_ubuntu-zesty-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
ASoC: davinci-mcasp: Provide correct filter_data for dmaengine for non-DT boot
[mirror_ubuntu-zesty-kernel.git] / sound / soc / davinci / davinci-mcasp.c
1 /*
2 * ALSA SoC McASP Audio Layer for TI DAVINCI processor
3 *
4 * Multi-channel Audio Serial Port Driver
5 *
6 * Author: Nirmal Pandey <n-pandey@ti.com>,
7 * Suresh Rajashekara <suresh.r@ti.com>
8 * Steve Chen <schen@.mvista.com>
9 *
10 * Copyright: (C) 2009 MontaVista Software, Inc., <source@mvista.com>
11 * Copyright: (C) 2009 Texas Instruments, India
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 */
17
18 #include <linux/init.h>
19 #include <linux/module.h>
20 #include <linux/device.h>
21 #include <linux/slab.h>
22 #include <linux/delay.h>
23 #include <linux/io.h>
24 #include <linux/clk.h>
25 #include <linux/pm_runtime.h>
26 #include <linux/of.h>
27 #include <linux/of_platform.h>
28 #include <linux/of_device.h>
29
30 #include <sound/core.h>
31 #include <sound/pcm.h>
32 #include <sound/pcm_params.h>
33 #include <sound/initval.h>
34 #include <sound/soc.h>
35 #include <sound/dmaengine_pcm.h>
36
37 #include "davinci-pcm.h"
38 #include "davinci-mcasp.h"
39
40 struct davinci_mcasp_context {
41 u32 txfmtctl;
42 u32 rxfmtctl;
43 u32 txfmt;
44 u32 rxfmt;
45 u32 aclkxctl;
46 u32 aclkrctl;
47 u32 pdir;
48 };
49
50 struct davinci_mcasp {
51 struct davinci_pcm_dma_params dma_params[2];
52 struct snd_dmaengine_dai_dma_data dma_data[2];
53 void __iomem *base;
54 u32 fifo_base;
55 struct device *dev;
56
57 /* McASP specific data */
58 int tdm_slots;
59 u8 op_mode;
60 u8 num_serializer;
61 u8 *serial_dir;
62 u8 version;
63 u16 bclk_lrclk_ratio;
64 int streams;
65
66 int sysclk_freq;
67 bool bclk_master;
68
69 /* McASP FIFO related */
70 u8 txnumevt;
71 u8 rxnumevt;
72
73 bool dat_port;
74
75 #ifdef CONFIG_PM_SLEEP
76 struct davinci_mcasp_context context;
77 #endif
78 };
79
80 static inline void mcasp_set_bits(struct davinci_mcasp *mcasp, u32 offset,
81 u32 val)
82 {
83 void __iomem *reg = mcasp->base + offset;
84 __raw_writel(__raw_readl(reg) | val, reg);
85 }
86
87 static inline void mcasp_clr_bits(struct davinci_mcasp *mcasp, u32 offset,
88 u32 val)
89 {
90 void __iomem *reg = mcasp->base + offset;
91 __raw_writel((__raw_readl(reg) & ~(val)), reg);
92 }
93
94 static inline void mcasp_mod_bits(struct davinci_mcasp *mcasp, u32 offset,
95 u32 val, u32 mask)
96 {
97 void __iomem *reg = mcasp->base + offset;
98 __raw_writel((__raw_readl(reg) & ~mask) | val, reg);
99 }
100
101 static inline void mcasp_set_reg(struct davinci_mcasp *mcasp, u32 offset,
102 u32 val)
103 {
104 __raw_writel(val, mcasp->base + offset);
105 }
106
107 static inline u32 mcasp_get_reg(struct davinci_mcasp *mcasp, u32 offset)
108 {
109 return (u32)__raw_readl(mcasp->base + offset);
110 }
111
112 static void mcasp_set_ctl_reg(struct davinci_mcasp *mcasp, u32 ctl_reg, u32 val)
113 {
114 int i = 0;
115
116 mcasp_set_bits(mcasp, ctl_reg, val);
117
118 /* programming GBLCTL needs to read back from GBLCTL and verfiy */
119 /* loop count is to avoid the lock-up */
120 for (i = 0; i < 1000; i++) {
121 if ((mcasp_get_reg(mcasp, ctl_reg) & val) == val)
122 break;
123 }
124
125 if (i == 1000 && ((mcasp_get_reg(mcasp, ctl_reg) & val) != val))
126 printk(KERN_ERR "GBLCTL write error\n");
127 }
128
129 static bool mcasp_is_synchronous(struct davinci_mcasp *mcasp)
130 {
131 u32 rxfmctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG);
132 u32 aclkxctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG);
133
134 return !(aclkxctl & TX_ASYNC) && rxfmctl & AFSRE;
135 }
136
137 static void mcasp_start_rx(struct davinci_mcasp *mcasp)
138 {
139 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXHCLKRST);
140 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXCLKRST);
141
142 /*
143 * When ASYNC == 0 the transmit and receive sections operate
144 * synchronously from the transmit clock and frame sync. We need to make
145 * sure that the TX signlas are enabled when starting reception.
146 */
147 if (mcasp_is_synchronous(mcasp)) {
148 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXHCLKRST);
149 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXCLKRST);
150 }
151
152 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSERCLR);
153 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXBUF_REG, 0);
154
155 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSMRST);
156 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXFSRST);
157 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXBUF_REG, 0);
158
159 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXSMRST);
160 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, RXFSRST);
161
162 if (mcasp_is_synchronous(mcasp))
163 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXFSRST);
164 }
165
166 static void mcasp_start_tx(struct davinci_mcasp *mcasp)
167 {
168 u8 offset = 0, i;
169 u32 cnt;
170
171 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXHCLKRST);
172 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXCLKRST);
173 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXSERCLR);
174 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0);
175
176 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXSMRST);
177 mcasp_set_ctl_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, TXFSRST);
178 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0);
179 for (i = 0; i < mcasp->num_serializer; i++) {
180 if (mcasp->serial_dir[i] == TX_MODE) {
181 offset = i;
182 break;
183 }
184 }
185
186 /* wait for TX ready */
187 cnt = 0;
188 while (!(mcasp_get_reg(mcasp, DAVINCI_MCASP_XRSRCTL_REG(offset)) &
189 TXSTATE) && (cnt < 100000))
190 cnt++;
191
192 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXBUF_REG, 0);
193 }
194
195 static void davinci_mcasp_start(struct davinci_mcasp *mcasp, int stream)
196 {
197 u32 reg;
198
199 mcasp->streams++;
200
201 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
202 if (mcasp->txnumevt) { /* enable FIFO */
203 reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET;
204 mcasp_clr_bits(mcasp, reg, FIFO_ENABLE);
205 mcasp_set_bits(mcasp, reg, FIFO_ENABLE);
206 }
207 mcasp_start_tx(mcasp);
208 } else {
209 if (mcasp->rxnumevt) { /* enable FIFO */
210 reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET;
211 mcasp_clr_bits(mcasp, reg, FIFO_ENABLE);
212 mcasp_set_bits(mcasp, reg, FIFO_ENABLE);
213 }
214 mcasp_start_rx(mcasp);
215 }
216 }
217
218 static void mcasp_stop_rx(struct davinci_mcasp *mcasp)
219 {
220 /*
221 * In synchronous mode stop the TX clocks if no other stream is
222 * running
223 */
224 if (mcasp_is_synchronous(mcasp) && !mcasp->streams)
225 mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, 0);
226
227 mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLR_REG, 0);
228 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF);
229 }
230
231 static void mcasp_stop_tx(struct davinci_mcasp *mcasp)
232 {
233 u32 val = 0;
234
235 /*
236 * In synchronous mode keep TX clocks running if the capture stream is
237 * still running.
238 */
239 if (mcasp_is_synchronous(mcasp) && mcasp->streams)
240 val = TXHCLKRST | TXCLKRST | TXFSRST;
241
242 mcasp_set_reg(mcasp, DAVINCI_MCASP_GBLCTLX_REG, val);
243 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF);
244 }
245
246 static void davinci_mcasp_stop(struct davinci_mcasp *mcasp, int stream)
247 {
248 u32 reg;
249
250 mcasp->streams--;
251
252 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
253 if (mcasp->txnumevt) { /* disable FIFO */
254 reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET;
255 mcasp_clr_bits(mcasp, reg, FIFO_ENABLE);
256 }
257 mcasp_stop_tx(mcasp);
258 } else {
259 if (mcasp->rxnumevt) { /* disable FIFO */
260 reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET;
261 mcasp_clr_bits(mcasp, reg, FIFO_ENABLE);
262 }
263 mcasp_stop_rx(mcasp);
264 }
265 }
266
267 static int davinci_mcasp_set_dai_fmt(struct snd_soc_dai *cpu_dai,
268 unsigned int fmt)
269 {
270 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai);
271 int ret = 0;
272
273 pm_runtime_get_sync(mcasp->dev);
274 switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
275 case SND_SOC_DAIFMT_DSP_B:
276 case SND_SOC_DAIFMT_AC97:
277 mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXDUR);
278 mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRDUR);
279 break;
280 default:
281 /* configure a full-word SYNC pulse (LRCLK) */
282 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXDUR);
283 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRDUR);
284
285 /* make 1st data bit occur one ACLK cycle after the frame sync */
286 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, FSXDLY(1));
287 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, FSRDLY(1));
288 break;
289 }
290
291 switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
292 case SND_SOC_DAIFMT_CBS_CFS:
293 /* codec is clock and frame slave */
294 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
295 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
296
297 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
298 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
299
300 mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, ACLKX | ACLKR);
301 mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AFSX | AFSR);
302 mcasp->bclk_master = 1;
303 break;
304 case SND_SOC_DAIFMT_CBM_CFS:
305 /* codec is clock master and frame slave */
306 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
307 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
308
309 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
310 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
311
312 mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, ACLKX | ACLKR);
313 mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AFSX | AFSR);
314 mcasp->bclk_master = 0;
315 break;
316 case SND_SOC_DAIFMT_CBM_CFM:
317 /* codec is clock and frame master */
318 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE);
319 mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE);
320
321 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRE);
322 mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, AFSRE);
323
324 mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG,
325 ACLKX | AHCLKX | AFSX | ACLKR | AHCLKR | AFSR);
326 mcasp->bclk_master = 0;
327 break;
328
329 default:
330 ret = -EINVAL;
331 goto out;
332 }
333
334 switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
335 case SND_SOC_DAIFMT_IB_NF:
336 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
337 mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
338
339 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
340 mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
341 break;
342
343 case SND_SOC_DAIFMT_NB_IF:
344 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
345 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
346
347 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
348 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
349 break;
350
351 case SND_SOC_DAIFMT_IB_IF:
352 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
353 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
354
355 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
356 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
357 break;
358
359 case SND_SOC_DAIFMT_NB_NF:
360 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXPOL);
361 mcasp_clr_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG, FSXPOL);
362
363 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, ACLKRPOL);
364 mcasp_clr_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG, FSRPOL);
365 break;
366
367 default:
368 ret = -EINVAL;
369 break;
370 }
371 out:
372 pm_runtime_put_sync(mcasp->dev);
373 return ret;
374 }
375
376 static int davinci_mcasp_set_clkdiv(struct snd_soc_dai *dai, int div_id, int div)
377 {
378 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai);
379
380 switch (div_id) {
381 case 0: /* MCLK divider */
382 mcasp_mod_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG,
383 AHCLKXDIV(div - 1), AHCLKXDIV_MASK);
384 mcasp_mod_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG,
385 AHCLKRDIV(div - 1), AHCLKRDIV_MASK);
386 break;
387
388 case 1: /* BCLK divider */
389 mcasp_mod_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG,
390 ACLKXDIV(div - 1), ACLKXDIV_MASK);
391 mcasp_mod_bits(mcasp, DAVINCI_MCASP_ACLKRCTL_REG,
392 ACLKRDIV(div - 1), ACLKRDIV_MASK);
393 break;
394
395 case 2: /* BCLK/LRCLK ratio */
396 mcasp->bclk_lrclk_ratio = div;
397 break;
398
399 default:
400 return -EINVAL;
401 }
402
403 return 0;
404 }
405
406 static int davinci_mcasp_set_sysclk(struct snd_soc_dai *dai, int clk_id,
407 unsigned int freq, int dir)
408 {
409 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai);
410
411 if (dir == SND_SOC_CLOCK_OUT) {
412 mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXE);
413 mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG, AHCLKRE);
414 mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AHCLKX);
415 } else {
416 mcasp_clr_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXE);
417 mcasp_clr_bits(mcasp, DAVINCI_MCASP_AHCLKRCTL_REG, AHCLKRE);
418 mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AHCLKX);
419 }
420
421 mcasp->sysclk_freq = freq;
422
423 return 0;
424 }
425
426 static int davinci_config_channel_size(struct davinci_mcasp *mcasp,
427 int word_length)
428 {
429 u32 fmt;
430 u32 tx_rotate = (word_length / 4) & 0x7;
431 u32 rx_rotate = (32 - word_length) / 4;
432 u32 mask = (1ULL << word_length) - 1;
433
434 /*
435 * if s BCLK-to-LRCLK ratio has been configured via the set_clkdiv()
436 * callback, take it into account here. That allows us to for example
437 * send 32 bits per channel to the codec, while only 16 of them carry
438 * audio payload.
439 * The clock ratio is given for a full period of data (for I2S format
440 * both left and right channels), so it has to be divided by number of
441 * tdm-slots (for I2S - divided by 2).
442 */
443 if (mcasp->bclk_lrclk_ratio)
444 word_length = mcasp->bclk_lrclk_ratio / mcasp->tdm_slots;
445
446 /* mapping of the XSSZ bit-field as described in the datasheet */
447 fmt = (word_length >> 1) - 1;
448
449 if (mcasp->op_mode != DAVINCI_MCASP_DIT_MODE) {
450 mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, RXSSZ(fmt),
451 RXSSZ(0x0F));
452 mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXSSZ(fmt),
453 TXSSZ(0x0F));
454 mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXROT(tx_rotate),
455 TXROT(7));
456 mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, RXROT(rx_rotate),
457 RXROT(7));
458 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXMASK_REG, mask);
459 }
460
461 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXMASK_REG, mask);
462
463 return 0;
464 }
465
466 static int mcasp_common_hw_param(struct davinci_mcasp *mcasp, int stream,
467 int channels)
468 {
469 int i;
470 u8 tx_ser = 0;
471 u8 rx_ser = 0;
472 u8 ser;
473 u8 slots = mcasp->tdm_slots;
474 u8 max_active_serializers = (channels + slots - 1) / slots;
475 u32 reg;
476 /* Default configuration */
477 if (mcasp->version != MCASP_VERSION_4)
478 mcasp_set_bits(mcasp, DAVINCI_MCASP_PWREMUMGT_REG, MCASP_SOFT);
479
480 /* All PINS as McASP */
481 mcasp_set_reg(mcasp, DAVINCI_MCASP_PFUNC_REG, 0x00000000);
482
483 if (stream == SNDRV_PCM_STREAM_PLAYBACK) {
484 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXSTAT_REG, 0xFFFFFFFF);
485 mcasp_clr_bits(mcasp, DAVINCI_MCASP_XEVTCTL_REG, TXDATADMADIS);
486 } else {
487 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXSTAT_REG, 0xFFFFFFFF);
488 mcasp_clr_bits(mcasp, DAVINCI_MCASP_REVTCTL_REG, RXDATADMADIS);
489 }
490
491 for (i = 0; i < mcasp->num_serializer; i++) {
492 mcasp_set_bits(mcasp, DAVINCI_MCASP_XRSRCTL_REG(i),
493 mcasp->serial_dir[i]);
494 if (mcasp->serial_dir[i] == TX_MODE &&
495 tx_ser < max_active_serializers) {
496 mcasp_set_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AXR(i));
497 tx_ser++;
498 } else if (mcasp->serial_dir[i] == RX_MODE &&
499 rx_ser < max_active_serializers) {
500 mcasp_clr_bits(mcasp, DAVINCI_MCASP_PDIR_REG, AXR(i));
501 rx_ser++;
502 } else {
503 mcasp_mod_bits(mcasp, DAVINCI_MCASP_XRSRCTL_REG(i),
504 SRMOD_INACTIVE, SRMOD_MASK);
505 }
506 }
507
508 if (stream == SNDRV_PCM_STREAM_PLAYBACK)
509 ser = tx_ser;
510 else
511 ser = rx_ser;
512
513 if (ser < max_active_serializers) {
514 dev_warn(mcasp->dev, "stream has more channels (%d) than are "
515 "enabled in mcasp (%d)\n", channels, ser * slots);
516 return -EINVAL;
517 }
518
519 if (mcasp->txnumevt && stream == SNDRV_PCM_STREAM_PLAYBACK) {
520 if (mcasp->txnumevt * tx_ser > 64)
521 mcasp->txnumevt = 1;
522
523 reg = mcasp->fifo_base + MCASP_WFIFOCTL_OFFSET;
524 mcasp_mod_bits(mcasp, reg, tx_ser, NUMDMA_MASK);
525 mcasp_mod_bits(mcasp, reg, ((mcasp->txnumevt * tx_ser) << 8),
526 NUMEVT_MASK);
527 }
528
529 if (mcasp->rxnumevt && stream == SNDRV_PCM_STREAM_CAPTURE) {
530 if (mcasp->rxnumevt * rx_ser > 64)
531 mcasp->rxnumevt = 1;
532
533 reg = mcasp->fifo_base + MCASP_RFIFOCTL_OFFSET;
534 mcasp_mod_bits(mcasp, reg, rx_ser, NUMDMA_MASK);
535 mcasp_mod_bits(mcasp, reg, ((mcasp->rxnumevt * rx_ser) << 8),
536 NUMEVT_MASK);
537 }
538
539 return 0;
540 }
541
542 static int mcasp_i2s_hw_param(struct davinci_mcasp *mcasp, int stream)
543 {
544 int i, active_slots;
545 u32 mask = 0;
546 u32 busel = 0;
547
548 if ((mcasp->tdm_slots < 2) || (mcasp->tdm_slots > 32)) {
549 dev_err(mcasp->dev, "tdm slot %d not supported\n",
550 mcasp->tdm_slots);
551 return -EINVAL;
552 }
553
554 active_slots = (mcasp->tdm_slots > 31) ? 32 : mcasp->tdm_slots;
555 for (i = 0; i < active_slots; i++)
556 mask |= (1 << i);
557
558 mcasp_clr_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, TX_ASYNC);
559
560 if (!mcasp->dat_port)
561 busel = TXSEL;
562
563 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXTDM_REG, mask);
564 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, busel | TXORD);
565 mcasp_mod_bits(mcasp, DAVINCI_MCASP_TXFMCTL_REG,
566 FSXMOD(mcasp->tdm_slots), FSXMOD(0x1FF));
567
568 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXTDM_REG, mask);
569 mcasp_set_bits(mcasp, DAVINCI_MCASP_RXFMT_REG, busel | RXORD);
570 mcasp_mod_bits(mcasp, DAVINCI_MCASP_RXFMCTL_REG,
571 FSRMOD(mcasp->tdm_slots), FSRMOD(0x1FF));
572
573 return 0;
574 }
575
576 /* S/PDIF */
577 static int mcasp_dit_hw_param(struct davinci_mcasp *mcasp)
578 {
579 /* Set the TX format : 24 bit right rotation, 32 bit slot, Pad 0
580 and LSB first */
581 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXFMT_REG, TXROT(6) | TXSSZ(15));
582
583 /* Set TX frame synch : DIT Mode, 1 bit width, internal, rising edge */
584 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG, AFSXE | FSXMOD(0x180));
585
586 /* Set the TX tdm : for all the slots */
587 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXTDM_REG, 0xFFFFFFFF);
588
589 /* Set the TX clock controls : div = 1 and internal */
590 mcasp_set_bits(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, ACLKXE | TX_ASYNC);
591
592 mcasp_clr_bits(mcasp, DAVINCI_MCASP_XEVTCTL_REG, TXDATADMADIS);
593
594 /* Only 44100 and 48000 are valid, both have the same setting */
595 mcasp_set_bits(mcasp, DAVINCI_MCASP_AHCLKXCTL_REG, AHCLKXDIV(3));
596
597 /* Enable the DIT */
598 mcasp_set_bits(mcasp, DAVINCI_MCASP_TXDITCTL_REG, DITEN);
599
600 return 0;
601 }
602
603 static int davinci_mcasp_hw_params(struct snd_pcm_substream *substream,
604 struct snd_pcm_hw_params *params,
605 struct snd_soc_dai *cpu_dai)
606 {
607 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai);
608 struct davinci_pcm_dma_params *dma_params =
609 &mcasp->dma_params[substream->stream];
610 struct snd_dmaengine_dai_dma_data *dma_data =
611 &mcasp->dma_data[substream->stream];
612 int word_length;
613 u8 fifo_level;
614 u8 slots = mcasp->tdm_slots;
615 u8 active_serializers;
616 int channels = params_channels(params);
617 int ret;
618
619 /* If mcasp is BCLK master we need to set BCLK divider */
620 if (mcasp->bclk_master) {
621 unsigned int bclk_freq = snd_soc_params_to_bclk(params);
622 if (mcasp->sysclk_freq % bclk_freq != 0) {
623 dev_err(mcasp->dev, "Can't produce requred BCLK\n");
624 return -EINVAL;
625 }
626 davinci_mcasp_set_clkdiv(
627 cpu_dai, 1, mcasp->sysclk_freq / bclk_freq);
628 }
629
630 ret = mcasp_common_hw_param(mcasp, substream->stream, channels);
631 if (ret)
632 return ret;
633
634 if (mcasp->op_mode == DAVINCI_MCASP_DIT_MODE)
635 ret = mcasp_dit_hw_param(mcasp);
636 else
637 ret = mcasp_i2s_hw_param(mcasp, substream->stream);
638
639 if (ret)
640 return ret;
641
642 switch (params_format(params)) {
643 case SNDRV_PCM_FORMAT_U8:
644 case SNDRV_PCM_FORMAT_S8:
645 dma_params->data_type = 1;
646 word_length = 8;
647 break;
648
649 case SNDRV_PCM_FORMAT_U16_LE:
650 case SNDRV_PCM_FORMAT_S16_LE:
651 dma_params->data_type = 2;
652 word_length = 16;
653 break;
654
655 case SNDRV_PCM_FORMAT_U24_3LE:
656 case SNDRV_PCM_FORMAT_S24_3LE:
657 dma_params->data_type = 3;
658 word_length = 24;
659 break;
660
661 case SNDRV_PCM_FORMAT_U24_LE:
662 case SNDRV_PCM_FORMAT_S24_LE:
663 case SNDRV_PCM_FORMAT_U32_LE:
664 case SNDRV_PCM_FORMAT_S32_LE:
665 dma_params->data_type = 4;
666 word_length = 32;
667 break;
668
669 default:
670 printk(KERN_WARNING "davinci-mcasp: unsupported PCM format");
671 return -EINVAL;
672 }
673
674 /* Calculate FIFO level */
675 active_serializers = (channels + slots - 1) / slots;
676 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
677 fifo_level = mcasp->txnumevt * active_serializers;
678 else
679 fifo_level = mcasp->rxnumevt * active_serializers;
680
681 if (mcasp->version == MCASP_VERSION_2 && !fifo_level)
682 dma_params->acnt = 4;
683 else
684 dma_params->acnt = dma_params->data_type;
685
686 dma_params->fifo_level = fifo_level;
687 dma_data->maxburst = fifo_level;
688
689 davinci_config_channel_size(mcasp, word_length);
690
691 return 0;
692 }
693
694 static int davinci_mcasp_trigger(struct snd_pcm_substream *substream,
695 int cmd, struct snd_soc_dai *cpu_dai)
696 {
697 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(cpu_dai);
698 int ret = 0;
699
700 switch (cmd) {
701 case SNDRV_PCM_TRIGGER_RESUME:
702 case SNDRV_PCM_TRIGGER_START:
703 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
704 davinci_mcasp_start(mcasp, substream->stream);
705 break;
706 case SNDRV_PCM_TRIGGER_SUSPEND:
707 case SNDRV_PCM_TRIGGER_STOP:
708 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
709 davinci_mcasp_stop(mcasp, substream->stream);
710 break;
711
712 default:
713 ret = -EINVAL;
714 }
715
716 return ret;
717 }
718
719 static int davinci_mcasp_startup(struct snd_pcm_substream *substream,
720 struct snd_soc_dai *dai)
721 {
722 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai);
723
724 if (mcasp->version == MCASP_VERSION_4)
725 snd_soc_dai_set_dma_data(dai, substream,
726 &mcasp->dma_data[substream->stream]);
727 else
728 snd_soc_dai_set_dma_data(dai, substream, mcasp->dma_params);
729
730 return 0;
731 }
732
733 static const struct snd_soc_dai_ops davinci_mcasp_dai_ops = {
734 .startup = davinci_mcasp_startup,
735 .trigger = davinci_mcasp_trigger,
736 .hw_params = davinci_mcasp_hw_params,
737 .set_fmt = davinci_mcasp_set_dai_fmt,
738 .set_clkdiv = davinci_mcasp_set_clkdiv,
739 .set_sysclk = davinci_mcasp_set_sysclk,
740 };
741
742 #ifdef CONFIG_PM_SLEEP
743 static int davinci_mcasp_suspend(struct snd_soc_dai *dai)
744 {
745 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai);
746 struct davinci_mcasp_context *context = &mcasp->context;
747
748 context->txfmtctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG);
749 context->rxfmtctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG);
750 context->txfmt = mcasp_get_reg(mcasp, DAVINCI_MCASP_TXFMT_REG);
751 context->rxfmt = mcasp_get_reg(mcasp, DAVINCI_MCASP_RXFMT_REG);
752 context->aclkxctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG);
753 context->aclkrctl = mcasp_get_reg(mcasp, DAVINCI_MCASP_ACLKRCTL_REG);
754 context->pdir = mcasp_get_reg(mcasp, DAVINCI_MCASP_PDIR_REG);
755
756 return 0;
757 }
758
759 static int davinci_mcasp_resume(struct snd_soc_dai *dai)
760 {
761 struct davinci_mcasp *mcasp = snd_soc_dai_get_drvdata(dai);
762 struct davinci_mcasp_context *context = &mcasp->context;
763
764 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMCTL_REG, context->txfmtctl);
765 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXFMCTL_REG, context->rxfmtctl);
766 mcasp_set_reg(mcasp, DAVINCI_MCASP_TXFMT_REG, context->txfmt);
767 mcasp_set_reg(mcasp, DAVINCI_MCASP_RXFMT_REG, context->rxfmt);
768 mcasp_set_reg(mcasp, DAVINCI_MCASP_ACLKXCTL_REG, context->aclkxctl);
769 mcasp_set_reg(mcasp, DAVINCI_MCASP_ACLKRCTL_REG, context->aclkrctl);
770 mcasp_set_reg(mcasp, DAVINCI_MCASP_PDIR_REG, context->pdir);
771
772 return 0;
773 }
774 #else
775 #define davinci_mcasp_suspend NULL
776 #define davinci_mcasp_resume NULL
777 #endif
778
779 #define DAVINCI_MCASP_RATES SNDRV_PCM_RATE_8000_192000
780
781 #define DAVINCI_MCASP_PCM_FMTS (SNDRV_PCM_FMTBIT_S8 | \
782 SNDRV_PCM_FMTBIT_U8 | \
783 SNDRV_PCM_FMTBIT_S16_LE | \
784 SNDRV_PCM_FMTBIT_U16_LE | \
785 SNDRV_PCM_FMTBIT_S24_LE | \
786 SNDRV_PCM_FMTBIT_U24_LE | \
787 SNDRV_PCM_FMTBIT_S24_3LE | \
788 SNDRV_PCM_FMTBIT_U24_3LE | \
789 SNDRV_PCM_FMTBIT_S32_LE | \
790 SNDRV_PCM_FMTBIT_U32_LE)
791
792 static struct snd_soc_dai_driver davinci_mcasp_dai[] = {
793 {
794 .name = "davinci-mcasp.0",
795 .suspend = davinci_mcasp_suspend,
796 .resume = davinci_mcasp_resume,
797 .playback = {
798 .channels_min = 2,
799 .channels_max = 32 * 16,
800 .rates = DAVINCI_MCASP_RATES,
801 .formats = DAVINCI_MCASP_PCM_FMTS,
802 },
803 .capture = {
804 .channels_min = 2,
805 .channels_max = 32 * 16,
806 .rates = DAVINCI_MCASP_RATES,
807 .formats = DAVINCI_MCASP_PCM_FMTS,
808 },
809 .ops = &davinci_mcasp_dai_ops,
810
811 },
812 {
813 .name = "davinci-mcasp.1",
814 .playback = {
815 .channels_min = 1,
816 .channels_max = 384,
817 .rates = DAVINCI_MCASP_RATES,
818 .formats = DAVINCI_MCASP_PCM_FMTS,
819 },
820 .ops = &davinci_mcasp_dai_ops,
821 },
822
823 };
824
825 static const struct snd_soc_component_driver davinci_mcasp_component = {
826 .name = "davinci-mcasp",
827 };
828
829 /* Some HW specific values and defaults. The rest is filled in from DT. */
830 static struct davinci_mcasp_pdata dm646x_mcasp_pdata = {
831 .tx_dma_offset = 0x400,
832 .rx_dma_offset = 0x400,
833 .asp_chan_q = EVENTQ_0,
834 .version = MCASP_VERSION_1,
835 };
836
837 static struct davinci_mcasp_pdata da830_mcasp_pdata = {
838 .tx_dma_offset = 0x2000,
839 .rx_dma_offset = 0x2000,
840 .asp_chan_q = EVENTQ_0,
841 .version = MCASP_VERSION_2,
842 };
843
844 static struct davinci_mcasp_pdata am33xx_mcasp_pdata = {
845 .tx_dma_offset = 0,
846 .rx_dma_offset = 0,
847 .asp_chan_q = EVENTQ_0,
848 .version = MCASP_VERSION_3,
849 };
850
851 static struct davinci_mcasp_pdata dra7_mcasp_pdata = {
852 .tx_dma_offset = 0x200,
853 .rx_dma_offset = 0x284,
854 .asp_chan_q = EVENTQ_0,
855 .version = MCASP_VERSION_4,
856 };
857
858 static const struct of_device_id mcasp_dt_ids[] = {
859 {
860 .compatible = "ti,dm646x-mcasp-audio",
861 .data = &dm646x_mcasp_pdata,
862 },
863 {
864 .compatible = "ti,da830-mcasp-audio",
865 .data = &da830_mcasp_pdata,
866 },
867 {
868 .compatible = "ti,am33xx-mcasp-audio",
869 .data = &am33xx_mcasp_pdata,
870 },
871 {
872 .compatible = "ti,dra7-mcasp-audio",
873 .data = &dra7_mcasp_pdata,
874 },
875 { /* sentinel */ }
876 };
877 MODULE_DEVICE_TABLE(of, mcasp_dt_ids);
878
879 static int mcasp_reparent_fck(struct platform_device *pdev)
880 {
881 struct device_node *node = pdev->dev.of_node;
882 struct clk *gfclk, *parent_clk;
883 const char *parent_name;
884 int ret;
885
886 if (!node)
887 return 0;
888
889 parent_name = of_get_property(node, "fck_parent", NULL);
890 if (!parent_name)
891 return 0;
892
893 gfclk = clk_get(&pdev->dev, "fck");
894 if (IS_ERR(gfclk)) {
895 dev_err(&pdev->dev, "failed to get fck\n");
896 return PTR_ERR(gfclk);
897 }
898
899 parent_clk = clk_get(NULL, parent_name);
900 if (IS_ERR(parent_clk)) {
901 dev_err(&pdev->dev, "failed to get parent clock\n");
902 ret = PTR_ERR(parent_clk);
903 goto err1;
904 }
905
906 ret = clk_set_parent(gfclk, parent_clk);
907 if (ret) {
908 dev_err(&pdev->dev, "failed to reparent fck\n");
909 goto err2;
910 }
911
912 err2:
913 clk_put(parent_clk);
914 err1:
915 clk_put(gfclk);
916 return ret;
917 }
918
919 static struct davinci_mcasp_pdata *davinci_mcasp_set_pdata_from_of(
920 struct platform_device *pdev)
921 {
922 struct device_node *np = pdev->dev.of_node;
923 struct davinci_mcasp_pdata *pdata = NULL;
924 const struct of_device_id *match =
925 of_match_device(mcasp_dt_ids, &pdev->dev);
926 struct of_phandle_args dma_spec;
927
928 const u32 *of_serial_dir32;
929 u32 val;
930 int i, ret = 0;
931
932 if (pdev->dev.platform_data) {
933 pdata = pdev->dev.platform_data;
934 return pdata;
935 } else if (match) {
936 pdata = (struct davinci_mcasp_pdata*) match->data;
937 } else {
938 /* control shouldn't reach here. something is wrong */
939 ret = -EINVAL;
940 goto nodata;
941 }
942
943 ret = of_property_read_u32(np, "op-mode", &val);
944 if (ret >= 0)
945 pdata->op_mode = val;
946
947 ret = of_property_read_u32(np, "tdm-slots", &val);
948 if (ret >= 0) {
949 if (val < 2 || val > 32) {
950 dev_err(&pdev->dev,
951 "tdm-slots must be in rage [2-32]\n");
952 ret = -EINVAL;
953 goto nodata;
954 }
955
956 pdata->tdm_slots = val;
957 }
958
959 of_serial_dir32 = of_get_property(np, "serial-dir", &val);
960 val /= sizeof(u32);
961 if (of_serial_dir32) {
962 u8 *of_serial_dir = devm_kzalloc(&pdev->dev,
963 (sizeof(*of_serial_dir) * val),
964 GFP_KERNEL);
965 if (!of_serial_dir) {
966 ret = -ENOMEM;
967 goto nodata;
968 }
969
970 for (i = 0; i < val; i++)
971 of_serial_dir[i] = be32_to_cpup(&of_serial_dir32[i]);
972
973 pdata->num_serializer = val;
974 pdata->serial_dir = of_serial_dir;
975 }
976
977 ret = of_property_match_string(np, "dma-names", "tx");
978 if (ret < 0)
979 goto nodata;
980
981 ret = of_parse_phandle_with_args(np, "dmas", "#dma-cells", ret,
982 &dma_spec);
983 if (ret < 0)
984 goto nodata;
985
986 pdata->tx_dma_channel = dma_spec.args[0];
987
988 ret = of_property_match_string(np, "dma-names", "rx");
989 if (ret < 0)
990 goto nodata;
991
992 ret = of_parse_phandle_with_args(np, "dmas", "#dma-cells", ret,
993 &dma_spec);
994 if (ret < 0)
995 goto nodata;
996
997 pdata->rx_dma_channel = dma_spec.args[0];
998
999 ret = of_property_read_u32(np, "tx-num-evt", &val);
1000 if (ret >= 0)
1001 pdata->txnumevt = val;
1002
1003 ret = of_property_read_u32(np, "rx-num-evt", &val);
1004 if (ret >= 0)
1005 pdata->rxnumevt = val;
1006
1007 ret = of_property_read_u32(np, "sram-size-playback", &val);
1008 if (ret >= 0)
1009 pdata->sram_size_playback = val;
1010
1011 ret = of_property_read_u32(np, "sram-size-capture", &val);
1012 if (ret >= 0)
1013 pdata->sram_size_capture = val;
1014
1015 return pdata;
1016
1017 nodata:
1018 if (ret < 0) {
1019 dev_err(&pdev->dev, "Error populating platform data, err %d\n",
1020 ret);
1021 pdata = NULL;
1022 }
1023 return pdata;
1024 }
1025
1026 static int davinci_mcasp_probe(struct platform_device *pdev)
1027 {
1028 struct davinci_pcm_dma_params *dma_params;
1029 struct snd_dmaengine_dai_dma_data *dma_data;
1030 struct resource *mem, *ioarea, *res, *dat;
1031 struct davinci_mcasp_pdata *pdata;
1032 struct davinci_mcasp *mcasp;
1033 int ret;
1034
1035 if (!pdev->dev.platform_data && !pdev->dev.of_node) {
1036 dev_err(&pdev->dev, "No platform data supplied\n");
1037 return -EINVAL;
1038 }
1039
1040 mcasp = devm_kzalloc(&pdev->dev, sizeof(struct davinci_mcasp),
1041 GFP_KERNEL);
1042 if (!mcasp)
1043 return -ENOMEM;
1044
1045 pdata = davinci_mcasp_set_pdata_from_of(pdev);
1046 if (!pdata) {
1047 dev_err(&pdev->dev, "no platform data\n");
1048 return -EINVAL;
1049 }
1050
1051 mem = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mpu");
1052 if (!mem) {
1053 dev_warn(mcasp->dev,
1054 "\"mpu\" mem resource not found, using index 0\n");
1055 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1056 if (!mem) {
1057 dev_err(&pdev->dev, "no mem resource?\n");
1058 return -ENODEV;
1059 }
1060 }
1061
1062 ioarea = devm_request_mem_region(&pdev->dev, mem->start,
1063 resource_size(mem), pdev->name);
1064 if (!ioarea) {
1065 dev_err(&pdev->dev, "Audio region already claimed\n");
1066 return -EBUSY;
1067 }
1068
1069 pm_runtime_enable(&pdev->dev);
1070
1071 ret = pm_runtime_get_sync(&pdev->dev);
1072 if (IS_ERR_VALUE(ret)) {
1073 dev_err(&pdev->dev, "pm_runtime_get_sync() failed\n");
1074 return ret;
1075 }
1076
1077 mcasp->base = devm_ioremap(&pdev->dev, mem->start, resource_size(mem));
1078 if (!mcasp->base) {
1079 dev_err(&pdev->dev, "ioremap failed\n");
1080 ret = -ENOMEM;
1081 goto err_release_clk;
1082 }
1083
1084 mcasp->op_mode = pdata->op_mode;
1085 mcasp->tdm_slots = pdata->tdm_slots;
1086 mcasp->num_serializer = pdata->num_serializer;
1087 mcasp->serial_dir = pdata->serial_dir;
1088 mcasp->version = pdata->version;
1089 mcasp->txnumevt = pdata->txnumevt;
1090 mcasp->rxnumevt = pdata->rxnumevt;
1091
1092 mcasp->dev = &pdev->dev;
1093
1094 dat = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dat");
1095 if (dat)
1096 mcasp->dat_port = true;
1097
1098 dma_params = &mcasp->dma_params[SNDRV_PCM_STREAM_PLAYBACK];
1099 dma_data = &mcasp->dma_data[SNDRV_PCM_STREAM_PLAYBACK];
1100 dma_params->asp_chan_q = pdata->asp_chan_q;
1101 dma_params->ram_chan_q = pdata->ram_chan_q;
1102 dma_params->sram_pool = pdata->sram_pool;
1103 dma_params->sram_size = pdata->sram_size_playback;
1104 if (dat)
1105 dma_params->dma_addr = dat->start;
1106 else
1107 dma_params->dma_addr = mem->start + pdata->tx_dma_offset;
1108
1109 /* Unconditional dmaengine stuff */
1110 dma_data->addr = dma_params->dma_addr;
1111
1112 res = platform_get_resource(pdev, IORESOURCE_DMA, 0);
1113 if (res)
1114 dma_params->channel = res->start;
1115 else
1116 dma_params->channel = pdata->tx_dma_channel;
1117
1118 /* dmaengine filter data for DT and non-DT boot */
1119 if (pdev->dev.of_node)
1120 dma_data->filter_data = "tx";
1121 else
1122 dma_data->filter_data = &dma_params->channel;
1123
1124 dma_params = &mcasp->dma_params[SNDRV_PCM_STREAM_CAPTURE];
1125 dma_data = &mcasp->dma_data[SNDRV_PCM_STREAM_CAPTURE];
1126 dma_params->asp_chan_q = pdata->asp_chan_q;
1127 dma_params->ram_chan_q = pdata->ram_chan_q;
1128 dma_params->sram_pool = pdata->sram_pool;
1129 dma_params->sram_size = pdata->sram_size_capture;
1130 if (dat)
1131 dma_params->dma_addr = dat->start;
1132 else
1133 dma_params->dma_addr = mem->start + pdata->rx_dma_offset;
1134
1135 /* Unconditional dmaengine stuff */
1136 dma_data->addr = dma_params->dma_addr;
1137
1138 if (mcasp->version < MCASP_VERSION_3) {
1139 mcasp->fifo_base = DAVINCI_MCASP_V2_AFIFO_BASE;
1140 /* dma_params->dma_addr is pointing to the data port address */
1141 mcasp->dat_port = true;
1142 } else {
1143 mcasp->fifo_base = DAVINCI_MCASP_V3_AFIFO_BASE;
1144 }
1145
1146 res = platform_get_resource(pdev, IORESOURCE_DMA, 1);
1147 if (res)
1148 dma_params->channel = res->start;
1149 else
1150 dma_params->channel = pdata->rx_dma_channel;
1151
1152 /* dmaengine filter data for DT and non-DT boot */
1153 if (pdev->dev.of_node)
1154 dma_data->filter_data = "rx";
1155 else
1156 dma_data->filter_data = &dma_params->channel;
1157
1158 dev_set_drvdata(&pdev->dev, mcasp);
1159
1160 mcasp_reparent_fck(pdev);
1161
1162 ret = snd_soc_register_component(&pdev->dev, &davinci_mcasp_component,
1163 &davinci_mcasp_dai[pdata->op_mode], 1);
1164
1165 if (ret != 0)
1166 goto err_release_clk;
1167
1168 if (mcasp->version != MCASP_VERSION_4) {
1169 ret = davinci_soc_platform_register(&pdev->dev);
1170 if (ret) {
1171 dev_err(&pdev->dev, "register PCM failed: %d\n", ret);
1172 goto err_unregister_component;
1173 }
1174 }
1175
1176 return 0;
1177
1178 err_unregister_component:
1179 snd_soc_unregister_component(&pdev->dev);
1180 err_release_clk:
1181 pm_runtime_put_sync(&pdev->dev);
1182 pm_runtime_disable(&pdev->dev);
1183 return ret;
1184 }
1185
1186 static int davinci_mcasp_remove(struct platform_device *pdev)
1187 {
1188 struct davinci_mcasp *mcasp = dev_get_drvdata(&pdev->dev);
1189
1190 snd_soc_unregister_component(&pdev->dev);
1191 if (mcasp->version != MCASP_VERSION_4)
1192 davinci_soc_platform_unregister(&pdev->dev);
1193
1194 pm_runtime_put_sync(&pdev->dev);
1195 pm_runtime_disable(&pdev->dev);
1196
1197 return 0;
1198 }
1199
1200 static struct platform_driver davinci_mcasp_driver = {
1201 .probe = davinci_mcasp_probe,
1202 .remove = davinci_mcasp_remove,
1203 .driver = {
1204 .name = "davinci-mcasp",
1205 .owner = THIS_MODULE,
1206 .of_match_table = mcasp_dt_ids,
1207 },
1208 };
1209
1210 module_platform_driver(davinci_mcasp_driver);
1211
1212 MODULE_AUTHOR("Steve Chen");
1213 MODULE_DESCRIPTION("TI DAVINCI McASP SoC Interface");
1214 MODULE_LICENSE("GPL");
ubuntu-zesty-kernel mirror