]> git.proxmox.com Git - mirror_qemu.git/blob - target/i386/kvm/kvm.c
projects / mirror_qemu.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
i386: kvm: Add support for MSR filtering
[mirror_qemu.git] / target / i386 / kvm / kvm.c
1 /*
2 * QEMU KVM support
3 *
4 * Copyright (C) 2006-2008 Qumranet Technologies
5 * Copyright IBM, Corp. 2008
6 *
7 * Authors:
8 * Anthony Liguori <aliguori@us.ibm.com>
9 *
10 * This work is licensed under the terms of the GNU GPL, version 2 or later.
11 * See the COPYING file in the top-level directory.
12 *
13 */
14
15 #include "qemu/osdep.h"
16 #include "qapi/qapi-events-run-state.h"
17 #include "qapi/error.h"
18 #include "qapi/visitor.h"
19 #include <sys/ioctl.h>
20 #include <sys/utsname.h>
21 #include <sys/syscall.h>
22
23 #include <linux/kvm.h>
24 #include "standard-headers/asm-x86/kvm_para.h"
25
26 #include "cpu.h"
27 #include "host-cpu.h"
28 #include "sysemu/sysemu.h"
29 #include "sysemu/hw_accel.h"
30 #include "sysemu/kvm_int.h"
31 #include "sysemu/runstate.h"
32 #include "kvm_i386.h"
33 #include "sev.h"
34 #include "hyperv.h"
35 #include "hyperv-proto.h"
36
37 #include "exec/gdbstub.h"
38 #include "qemu/host-utils.h"
39 #include "qemu/main-loop.h"
40 #include "qemu/config-file.h"
41 #include "qemu/error-report.h"
42 #include "qemu/memalign.h"
43 #include "hw/i386/x86.h"
44 #include "hw/i386/apic.h"
45 #include "hw/i386/apic_internal.h"
46 #include "hw/i386/apic-msidef.h"
47 #include "hw/i386/intel_iommu.h"
48 #include "hw/i386/x86-iommu.h"
49 #include "hw/i386/e820_memory_layout.h"
50
51 #include "hw/pci/pci.h"
52 #include "hw/pci/msi.h"
53 #include "hw/pci/msix.h"
54 #include "migration/blocker.h"
55 #include "exec/memattrs.h"
56 #include "trace.h"
57
58 #include CONFIG_DEVICES
59
60 //#define DEBUG_KVM
61
62 #ifdef DEBUG_KVM
63 #define DPRINTF(fmt, ...) \
64 do { fprintf(stderr, fmt, ## __VA_ARGS__); } while (0)
65 #else
66 #define DPRINTF(fmt, ...) \
67 do { } while (0)
68 #endif
69
70 /* From arch/x86/kvm/lapic.h */
71 #define KVM_APIC_BUS_CYCLE_NS 1
72 #define KVM_APIC_BUS_FREQUENCY (1000000000ULL / KVM_APIC_BUS_CYCLE_NS)
73
74 #define MSR_KVM_WALL_CLOCK 0x11
75 #define MSR_KVM_SYSTEM_TIME 0x12
76
77 /* A 4096-byte buffer can hold the 8-byte kvm_msrs header, plus
78 * 255 kvm_msr_entry structs */
79 #define MSR_BUF_SIZE 4096
80
81 static void kvm_init_msrs(X86CPU *cpu);
82
83 const KVMCapabilityInfo kvm_arch_required_capabilities[] = {
84 KVM_CAP_INFO(SET_TSS_ADDR),
85 KVM_CAP_INFO(EXT_CPUID),
86 KVM_CAP_INFO(MP_STATE),
87 KVM_CAP_LAST_INFO
88 };
89
90 static bool has_msr_star;
91 static bool has_msr_hsave_pa;
92 static bool has_msr_tsc_aux;
93 static bool has_msr_tsc_adjust;
94 static bool has_msr_tsc_deadline;
95 static bool has_msr_feature_control;
96 static bool has_msr_misc_enable;
97 static bool has_msr_smbase;
98 static bool has_msr_bndcfgs;
99 static int lm_capable_kernel;
100 static bool has_msr_hv_hypercall;
101 static bool has_msr_hv_crash;
102 static bool has_msr_hv_reset;
103 static bool has_msr_hv_vpindex;
104 static bool hv_vpindex_settable;
105 static bool has_msr_hv_runtime;
106 static bool has_msr_hv_synic;
107 static bool has_msr_hv_stimer;
108 static bool has_msr_hv_frequencies;
109 static bool has_msr_hv_reenlightenment;
110 static bool has_msr_hv_syndbg_options;
111 static bool has_msr_xss;
112 static bool has_msr_umwait;
113 static bool has_msr_spec_ctrl;
114 static bool has_tsc_scale_msr;
115 static bool has_msr_tsx_ctrl;
116 static bool has_msr_virt_ssbd;
117 static bool has_msr_smi_count;
118 static bool has_msr_arch_capabs;
119 static bool has_msr_core_capabs;
120 static bool has_msr_vmx_vmfunc;
121 static bool has_msr_ucode_rev;
122 static bool has_msr_vmx_procbased_ctls2;
123 static bool has_msr_perf_capabs;
124 static bool has_msr_pkrs;
125
126 static uint32_t has_architectural_pmu_version;
127 static uint32_t num_architectural_pmu_gp_counters;
128 static uint32_t num_architectural_pmu_fixed_counters;
129
130 static int has_xsave;
131 static int has_xsave2;
132 static int has_xcrs;
133 static int has_pit_state2;
134 static int has_sregs2;
135 static int has_exception_payload;
136 static int has_triple_fault_event;
137
138 static bool has_msr_mcg_ext_ctl;
139
140 static struct kvm_cpuid2 *cpuid_cache;
141 static struct kvm_cpuid2 *hv_cpuid_cache;
142 static struct kvm_msr_list *kvm_feature_msrs;
143
144 static KVMMSRHandlers msr_handlers[KVM_MSR_FILTER_MAX_RANGES];
145
146 #define BUS_LOCK_SLICE_TIME 1000000000ULL /* ns */
147 static RateLimit bus_lock_ratelimit_ctrl;
148 static int kvm_get_one_msr(X86CPU *cpu, int index, uint64_t *value);
149
150 int kvm_has_pit_state2(void)
151 {
152 return has_pit_state2;
153 }
154
155 bool kvm_has_smm(void)
156 {
157 return kvm_vm_check_extension(kvm_state, KVM_CAP_X86_SMM);
158 }
159
160 bool kvm_has_adjust_clock_stable(void)
161 {
162 int ret = kvm_check_extension(kvm_state, KVM_CAP_ADJUST_CLOCK);
163
164 return (ret & KVM_CLOCK_TSC_STABLE);
165 }
166
167 bool kvm_has_adjust_clock(void)
168 {
169 return kvm_check_extension(kvm_state, KVM_CAP_ADJUST_CLOCK);
170 }
171
172 bool kvm_has_exception_payload(void)
173 {
174 return has_exception_payload;
175 }
176
177 static bool kvm_x2apic_api_set_flags(uint64_t flags)
178 {
179 KVMState *s = KVM_STATE(current_accel());
180
181 return !kvm_vm_enable_cap(s, KVM_CAP_X2APIC_API, 0, flags);
182 }
183
184 #define MEMORIZE(fn, _result) \
185 ({ \
186 static bool _memorized; \
187 \
188 if (_memorized) { \
189 return _result; \
190 } \
191 _memorized = true; \
192 _result = fn; \
193 })
194
195 static bool has_x2apic_api;
196
197 bool kvm_has_x2apic_api(void)
198 {
199 return has_x2apic_api;
200 }
201
202 bool kvm_enable_x2apic(void)
203 {
204 return MEMORIZE(
205 kvm_x2apic_api_set_flags(KVM_X2APIC_API_USE_32BIT_IDS |
206 KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK),
207 has_x2apic_api);
208 }
209
210 bool kvm_hv_vpindex_settable(void)
211 {
212 return hv_vpindex_settable;
213 }
214
215 static int kvm_get_tsc(CPUState *cs)
216 {
217 X86CPU *cpu = X86_CPU(cs);
218 CPUX86State *env = &cpu->env;
219 uint64_t value;
220 int ret;
221
222 if (env->tsc_valid) {
223 return 0;
224 }
225
226 env->tsc_valid = !runstate_is_running();
227
228 ret = kvm_get_one_msr(cpu, MSR_IA32_TSC, &value);
229 if (ret < 0) {
230 return ret;
231 }
232
233 env->tsc = value;
234 return 0;
235 }
236
237 static inline void do_kvm_synchronize_tsc(CPUState *cpu, run_on_cpu_data arg)
238 {
239 kvm_get_tsc(cpu);
240 }
241
242 void kvm_synchronize_all_tsc(void)
243 {
244 CPUState *cpu;
245
246 if (kvm_enabled()) {
247 CPU_FOREACH(cpu) {
248 run_on_cpu(cpu, do_kvm_synchronize_tsc, RUN_ON_CPU_NULL);
249 }
250 }
251 }
252
253 static struct kvm_cpuid2 *try_get_cpuid(KVMState *s, int max)
254 {
255 struct kvm_cpuid2 *cpuid;
256 int r, size;
257
258 size = sizeof(*cpuid) + max * sizeof(*cpuid->entries);
259 cpuid = g_malloc0(size);
260 cpuid->nent = max;
261 r = kvm_ioctl(s, KVM_GET_SUPPORTED_CPUID, cpuid);
262 if (r == 0 && cpuid->nent >= max) {
263 r = -E2BIG;
264 }
265 if (r < 0) {
266 if (r == -E2BIG) {
267 g_free(cpuid);
268 return NULL;
269 } else {
270 fprintf(stderr, "KVM_GET_SUPPORTED_CPUID failed: %s\n",
271 strerror(-r));
272 exit(1);
273 }
274 }
275 return cpuid;
276 }
277
278 /* Run KVM_GET_SUPPORTED_CPUID ioctl(), allocating a buffer large enough
279 * for all entries.
280 */
281 static struct kvm_cpuid2 *get_supported_cpuid(KVMState *s)
282 {
283 struct kvm_cpuid2 *cpuid;
284 int max = 1;
285
286 if (cpuid_cache != NULL) {
287 return cpuid_cache;
288 }
289 while ((cpuid = try_get_cpuid(s, max)) == NULL) {
290 max *= 2;
291 }
292 cpuid_cache = cpuid;
293 return cpuid;
294 }
295
296 static bool host_tsx_broken(void)
297 {
298 int family, model, stepping;\
299 char vendor[CPUID_VENDOR_SZ + 1];
300
301 host_cpu_vendor_fms(vendor, &family, &model, &stepping);
302
303 /* Check if we are running on a Haswell host known to have broken TSX */
304 return !strcmp(vendor, CPUID_VENDOR_INTEL) &&
305 (family == 6) &&
306 ((model == 63 && stepping < 4) ||
307 model == 60 || model == 69 || model == 70);
308 }
309
310 /* Returns the value for a specific register on the cpuid entry
311 */
312 static uint32_t cpuid_entry_get_reg(struct kvm_cpuid_entry2 *entry, int reg)
313 {
314 uint32_t ret = 0;
315 switch (reg) {
316 case R_EAX:
317 ret = entry->eax;
318 break;
319 case R_EBX:
320 ret = entry->ebx;
321 break;
322 case R_ECX:
323 ret = entry->ecx;
324 break;
325 case R_EDX:
326 ret = entry->edx;
327 break;
328 }
329 return ret;
330 }
331
332 /* Find matching entry for function/index on kvm_cpuid2 struct
333 */
334 static struct kvm_cpuid_entry2 *cpuid_find_entry(struct kvm_cpuid2 *cpuid,
335 uint32_t function,
336 uint32_t index)
337 {
338 int i;
339 for (i = 0; i < cpuid->nent; ++i) {
340 if (cpuid->entries[i].function == function &&
341 cpuid->entries[i].index == index) {
342 return &cpuid->entries[i];
343 }
344 }
345 /* not found: */
346 return NULL;
347 }
348
349 uint32_t kvm_arch_get_supported_cpuid(KVMState *s, uint32_t function,
350 uint32_t index, int reg)
351 {
352 struct kvm_cpuid2 *cpuid;
353 uint32_t ret = 0;
354 uint32_t cpuid_1_edx;
355 uint64_t bitmask;
356
357 cpuid = get_supported_cpuid(s);
358
359 struct kvm_cpuid_entry2 *entry = cpuid_find_entry(cpuid, function, index);
360 if (entry) {
361 ret = cpuid_entry_get_reg(entry, reg);
362 }
363
364 /* Fixups for the data returned by KVM, below */
365
366 if (function == 1 && reg == R_EDX) {
367 /* KVM before 2.6.30 misreports the following features */
368 ret |= CPUID_MTRR | CPUID_PAT | CPUID_MCE | CPUID_MCA;
369 } else if (function == 1 && reg == R_ECX) {
370 /* We can set the hypervisor flag, even if KVM does not return it on
371 * GET_SUPPORTED_CPUID
372 */
373 ret |= CPUID_EXT_HYPERVISOR;
374 /* tsc-deadline flag is not returned by GET_SUPPORTED_CPUID, but it
375 * can be enabled if the kernel has KVM_CAP_TSC_DEADLINE_TIMER,
376 * and the irqchip is in the kernel.
377 */
378 if (kvm_irqchip_in_kernel() &&
379 kvm_check_extension(s, KVM_CAP_TSC_DEADLINE_TIMER)) {
380 ret |= CPUID_EXT_TSC_DEADLINE_TIMER;
381 }
382
383 /* x2apic is reported by GET_SUPPORTED_CPUID, but it can't be enabled
384 * without the in-kernel irqchip
385 */
386 if (!kvm_irqchip_in_kernel()) {
387 ret &= ~CPUID_EXT_X2APIC;
388 }
389
390 if (enable_cpu_pm) {
391 int disable_exits = kvm_check_extension(s,
392 KVM_CAP_X86_DISABLE_EXITS);
393
394 if (disable_exits & KVM_X86_DISABLE_EXITS_MWAIT) {
395 ret |= CPUID_EXT_MONITOR;
396 }
397 }
398 } else if (function == 6 && reg == R_EAX) {
399 ret |= CPUID_6_EAX_ARAT; /* safe to allow because of emulated APIC */
400 } else if (function == 7 && index == 0 && reg == R_EBX) {
401 if (host_tsx_broken()) {
402 ret &= ~(CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_HLE);
403 }
404 } else if (function == 7 && index == 0 && reg == R_EDX) {
405 /*
406 * Linux v4.17-v4.20 incorrectly return ARCH_CAPABILITIES on SVM hosts.
407 * We can detect the bug by checking if MSR_IA32_ARCH_CAPABILITIES is
408 * returned by KVM_GET_MSR_INDEX_LIST.
409 */
410 if (!has_msr_arch_capabs) {
411 ret &= ~CPUID_7_0_EDX_ARCH_CAPABILITIES;
412 }
413 } else if (function == 0xd && index == 0 &&
414 (reg == R_EAX || reg == R_EDX)) {
415 /*
416 * The value returned by KVM_GET_SUPPORTED_CPUID does not include
417 * features that still have to be enabled with the arch_prctl
418 * system call. QEMU needs the full value, which is retrieved
419 * with KVM_GET_DEVICE_ATTR.
420 */
421 struct kvm_device_attr attr = {
422 .group = 0,
423 .attr = KVM_X86_XCOMP_GUEST_SUPP,
424 .addr = (unsigned long) &bitmask
425 };
426
427 bool sys_attr = kvm_check_extension(s, KVM_CAP_SYS_ATTRIBUTES);
428 if (!sys_attr) {
429 return ret;
430 }
431
432 int rc = kvm_ioctl(s, KVM_GET_DEVICE_ATTR, &attr);
433 if (rc < 0) {
434 if (rc != -ENXIO) {
435 warn_report("KVM_GET_DEVICE_ATTR(0, KVM_X86_XCOMP_GUEST_SUPP) "
436 "error: %d", rc);
437 }
438 return ret;
439 }
440 ret = (reg == R_EAX) ? bitmask : bitmask >> 32;
441 } else if (function == 0x80000001 && reg == R_ECX) {
442 /*
443 * It's safe to enable TOPOEXT even if it's not returned by
444 * GET_SUPPORTED_CPUID. Unconditionally enabling TOPOEXT here allows
445 * us to keep CPU models including TOPOEXT runnable on older kernels.
446 */
447 ret |= CPUID_EXT3_TOPOEXT;
448 } else if (function == 0x80000001 && reg == R_EDX) {
449 /* On Intel, kvm returns cpuid according to the Intel spec,
450 * so add missing bits according to the AMD spec:
451 */
452 cpuid_1_edx = kvm_arch_get_supported_cpuid(s, 1, 0, R_EDX);
453 ret |= cpuid_1_edx & CPUID_EXT2_AMD_ALIASES;
454 } else if (function == KVM_CPUID_FEATURES && reg == R_EAX) {
455 /* kvm_pv_unhalt is reported by GET_SUPPORTED_CPUID, but it can't
456 * be enabled without the in-kernel irqchip
457 */
458 if (!kvm_irqchip_in_kernel()) {
459 ret &= ~(1U << KVM_FEATURE_PV_UNHALT);
460 }
461 if (kvm_irqchip_is_split()) {
462 ret |= 1U << KVM_FEATURE_MSI_EXT_DEST_ID;
463 }
464 } else if (function == KVM_CPUID_FEATURES && reg == R_EDX) {
465 ret |= 1U << KVM_HINTS_REALTIME;
466 }
467
468 return ret;
469 }
470
471 uint64_t kvm_arch_get_supported_msr_feature(KVMState *s, uint32_t index)
472 {
473 struct {
474 struct kvm_msrs info;
475 struct kvm_msr_entry entries[1];
476 } msr_data = {};
477 uint64_t value;
478 uint32_t ret, can_be_one, must_be_one;
479
480 if (kvm_feature_msrs == NULL) { /* Host doesn't support feature MSRs */
481 return 0;
482 }
483
484 /* Check if requested MSR is supported feature MSR */
485 int i;
486 for (i = 0; i < kvm_feature_msrs->nmsrs; i++)
487 if (kvm_feature_msrs->indices[i] == index) {
488 break;
489 }
490 if (i == kvm_feature_msrs->nmsrs) {
491 return 0; /* if the feature MSR is not supported, simply return 0 */
492 }
493
494 msr_data.info.nmsrs = 1;
495 msr_data.entries[0].index = index;
496
497 ret = kvm_ioctl(s, KVM_GET_MSRS, &msr_data);
498 if (ret != 1) {
499 error_report("KVM get MSR (index=0x%x) feature failed, %s",
500 index, strerror(-ret));
501 exit(1);
502 }
503
504 value = msr_data.entries[0].data;
505 switch (index) {
506 case MSR_IA32_VMX_PROCBASED_CTLS2:
507 if (!has_msr_vmx_procbased_ctls2) {
508 /* KVM forgot to add these bits for some time, do this ourselves. */
509 if (kvm_arch_get_supported_cpuid(s, 0xD, 1, R_ECX) &
510 CPUID_XSAVE_XSAVES) {
511 value |= (uint64_t)VMX_SECONDARY_EXEC_XSAVES << 32;
512 }
513 if (kvm_arch_get_supported_cpuid(s, 1, 0, R_ECX) &
514 CPUID_EXT_RDRAND) {
515 value |= (uint64_t)VMX_SECONDARY_EXEC_RDRAND_EXITING << 32;
516 }
517 if (kvm_arch_get_supported_cpuid(s, 7, 0, R_EBX) &
518 CPUID_7_0_EBX_INVPCID) {
519 value |= (uint64_t)VMX_SECONDARY_EXEC_ENABLE_INVPCID << 32;
520 }
521 if (kvm_arch_get_supported_cpuid(s, 7, 0, R_EBX) &
522 CPUID_7_0_EBX_RDSEED) {
523 value |= (uint64_t)VMX_SECONDARY_EXEC_RDSEED_EXITING << 32;
524 }
525 if (kvm_arch_get_supported_cpuid(s, 0x80000001, 0, R_EDX) &
526 CPUID_EXT2_RDTSCP) {
527 value |= (uint64_t)VMX_SECONDARY_EXEC_RDTSCP << 32;
528 }
529 }
530 /* fall through */
531 case MSR_IA32_VMX_TRUE_PINBASED_CTLS:
532 case MSR_IA32_VMX_TRUE_PROCBASED_CTLS:
533 case MSR_IA32_VMX_TRUE_ENTRY_CTLS:
534 case MSR_IA32_VMX_TRUE_EXIT_CTLS:
535 /*
536 * Return true for bits that can be one, but do not have to be one.
537 * The SDM tells us which bits could have a "must be one" setting,
538 * so we can do the opposite transformation in make_vmx_msr_value.
539 */
540 must_be_one = (uint32_t)value;
541 can_be_one = (uint32_t)(value >> 32);
542 return can_be_one & ~must_be_one;
543
544 default:
545 return value;
546 }
547 }
548
549 static int kvm_get_mce_cap_supported(KVMState *s, uint64_t *mce_cap,
550 int *max_banks)
551 {
552 int r;
553
554 r = kvm_check_extension(s, KVM_CAP_MCE);
555 if (r > 0) {
556 *max_banks = r;
557 return kvm_ioctl(s, KVM_X86_GET_MCE_CAP_SUPPORTED, mce_cap);
558 }
559 return -ENOSYS;
560 }
561
562 static void kvm_mce_inject(X86CPU *cpu, hwaddr paddr, int code)
563 {
564 CPUState *cs = CPU(cpu);
565 CPUX86State *env = &cpu->env;
566 uint64_t status = MCI_STATUS_VAL | MCI_STATUS_UC | MCI_STATUS_EN |
567 MCI_STATUS_MISCV | MCI_STATUS_ADDRV | MCI_STATUS_S;
568 uint64_t mcg_status = MCG_STATUS_MCIP;
569 int flags = 0;
570
571 if (code == BUS_MCEERR_AR) {
572 status |= MCI_STATUS_AR | 0x134;
573 mcg_status |= MCG_STATUS_RIPV | MCG_STATUS_EIPV;
574 } else {
575 status |= 0xc0;
576 mcg_status |= MCG_STATUS_RIPV;
577 }
578
579 flags = cpu_x86_support_mca_broadcast(env) ? MCE_INJECT_BROADCAST : 0;
580 /* We need to read back the value of MSR_EXT_MCG_CTL that was set by the
581 * guest kernel back into env->mcg_ext_ctl.
582 */
583 cpu_synchronize_state(cs);
584 if (env->mcg_ext_ctl & MCG_EXT_CTL_LMCE_EN) {
585 mcg_status |= MCG_STATUS_LMCE;
586 flags = 0;
587 }
588
589 cpu_x86_inject_mce(NULL, cpu, 9, status, mcg_status, paddr,
590 (MCM_ADDR_PHYS << 6) | 0xc, flags);
591 }
592
593 static void emit_hypervisor_memory_failure(MemoryFailureAction action, bool ar)
594 {
595 MemoryFailureFlags mff = {.action_required = ar, .recursive = false};
596
597 qapi_event_send_memory_failure(MEMORY_FAILURE_RECIPIENT_HYPERVISOR, action,
598 &mff);
599 }
600
601 static void hardware_memory_error(void *host_addr)
602 {
603 emit_hypervisor_memory_failure(MEMORY_FAILURE_ACTION_FATAL, true);
604 error_report("QEMU got Hardware memory error at addr %p", host_addr);
605 exit(1);
606 }
607
608 void kvm_arch_on_sigbus_vcpu(CPUState *c, int code, void *addr)
609 {
610 X86CPU *cpu = X86_CPU(c);
611 CPUX86State *env = &cpu->env;
612 ram_addr_t ram_addr;
613 hwaddr paddr;
614
615 /* If we get an action required MCE, it has been injected by KVM
616 * while the VM was running. An action optional MCE instead should
617 * be coming from the main thread, which qemu_init_sigbus identifies
618 * as the "early kill" thread.
619 */
620 assert(code == BUS_MCEERR_AR || code == BUS_MCEERR_AO);
621
622 if ((env->mcg_cap & MCG_SER_P) && addr) {
623 ram_addr = qemu_ram_addr_from_host(addr);
624 if (ram_addr != RAM_ADDR_INVALID &&
625 kvm_physical_memory_addr_from_host(c->kvm_state, addr, &paddr)) {
626 kvm_hwpoison_page_add(ram_addr);
627 kvm_mce_inject(cpu, paddr, code);
628
629 /*
630 * Use different logging severity based on error type.
631 * If there is additional MCE reporting on the hypervisor, QEMU VA
632 * could be another source to identify the PA and MCE details.
633 */
634 if (code == BUS_MCEERR_AR) {
635 error_report("Guest MCE Memory Error at QEMU addr %p and "
636 "GUEST addr 0x%" HWADDR_PRIx " of type %s injected",
637 addr, paddr, "BUS_MCEERR_AR");
638 } else {
639 warn_report("Guest MCE Memory Error at QEMU addr %p and "
640 "GUEST addr 0x%" HWADDR_PRIx " of type %s injected",
641 addr, paddr, "BUS_MCEERR_AO");
642 }
643
644 return;
645 }
646
647 if (code == BUS_MCEERR_AO) {
648 warn_report("Hardware memory error at addr %p of type %s "
649 "for memory used by QEMU itself instead of guest system!",
650 addr, "BUS_MCEERR_AO");
651 }
652 }
653
654 if (code == BUS_MCEERR_AR) {
655 hardware_memory_error(addr);
656 }
657
658 /* Hope we are lucky for AO MCE, just notify a event */
659 emit_hypervisor_memory_failure(MEMORY_FAILURE_ACTION_IGNORE, false);
660 }
661
662 static void kvm_reset_exception(CPUX86State *env)
663 {
664 env->exception_nr = -1;
665 env->exception_pending = 0;
666 env->exception_injected = 0;
667 env->exception_has_payload = false;
668 env->exception_payload = 0;
669 }
670
671 static void kvm_queue_exception(CPUX86State *env,
672 int32_t exception_nr,
673 uint8_t exception_has_payload,
674 uint64_t exception_payload)
675 {
676 assert(env->exception_nr == -1);
677 assert(!env->exception_pending);
678 assert(!env->exception_injected);
679 assert(!env->exception_has_payload);
680
681 env->exception_nr = exception_nr;
682
683 if (has_exception_payload) {
684 env->exception_pending = 1;
685
686 env->exception_has_payload = exception_has_payload;
687 env->exception_payload = exception_payload;
688 } else {
689 env->exception_injected = 1;
690
691 if (exception_nr == EXCP01_DB) {
692 assert(exception_has_payload);
693 env->dr[6] = exception_payload;
694 } else if (exception_nr == EXCP0E_PAGE) {
695 assert(exception_has_payload);
696 env->cr[2] = exception_payload;
697 } else {
698 assert(!exception_has_payload);
699 }
700 }
701 }
702
703 static int kvm_inject_mce_oldstyle(X86CPU *cpu)
704 {
705 CPUX86State *env = &cpu->env;
706
707 if (!kvm_has_vcpu_events() && env->exception_nr == EXCP12_MCHK) {
708 unsigned int bank, bank_num = env->mcg_cap & 0xff;
709 struct kvm_x86_mce mce;
710
711 kvm_reset_exception(env);
712
713 /*
714 * There must be at least one bank in use if an MCE is pending.
715 * Find it and use its values for the event injection.
716 */
717 for (bank = 0; bank < bank_num; bank++) {
718 if (env->mce_banks[bank * 4 + 1] & MCI_STATUS_VAL) {
719 break;
720 }
721 }
722 assert(bank < bank_num);
723
724 mce.bank = bank;
725 mce.status = env->mce_banks[bank * 4 + 1];
726 mce.mcg_status = env->mcg_status;
727 mce.addr = env->mce_banks[bank * 4 + 2];
728 mce.misc = env->mce_banks[bank * 4 + 3];
729
730 return kvm_vcpu_ioctl(CPU(cpu), KVM_X86_SET_MCE, &mce);
731 }
732 return 0;
733 }
734
735 static void cpu_update_state(void *opaque, bool running, RunState state)
736 {
737 CPUX86State *env = opaque;
738
739 if (running) {
740 env->tsc_valid = false;
741 }
742 }
743
744 unsigned long kvm_arch_vcpu_id(CPUState *cs)
745 {
746 X86CPU *cpu = X86_CPU(cs);
747 return cpu->apic_id;
748 }
749
750 #ifndef KVM_CPUID_SIGNATURE_NEXT
751 #define KVM_CPUID_SIGNATURE_NEXT 0x40000100
752 #endif
753
754 static bool hyperv_enabled(X86CPU *cpu)
755 {
756 return kvm_check_extension(kvm_state, KVM_CAP_HYPERV) > 0 &&
757 ((cpu->hyperv_spinlock_attempts != HYPERV_SPINLOCK_NEVER_NOTIFY) ||
758 cpu->hyperv_features || cpu->hyperv_passthrough);
759 }
760
761 /*
762 * Check whether target_freq is within conservative
763 * ntp correctable bounds (250ppm) of freq
764 */
765 static inline bool freq_within_bounds(int freq, int target_freq)
766 {
767 int max_freq = freq + (freq * 250 / 1000000);
768 int min_freq = freq - (freq * 250 / 1000000);
769
770 if (target_freq >= min_freq && target_freq <= max_freq) {
771 return true;
772 }
773
774 return false;
775 }
776
777 static int kvm_arch_set_tsc_khz(CPUState *cs)
778 {
779 X86CPU *cpu = X86_CPU(cs);
780 CPUX86State *env = &cpu->env;
781 int r, cur_freq;
782 bool set_ioctl = false;
783
784 if (!env->tsc_khz) {
785 return 0;
786 }
787
788 cur_freq = kvm_check_extension(cs->kvm_state, KVM_CAP_GET_TSC_KHZ) ?
789 kvm_vcpu_ioctl(cs, KVM_GET_TSC_KHZ) : -ENOTSUP;
790
791 /*
792 * If TSC scaling is supported, attempt to set TSC frequency.
793 */
794 if (kvm_check_extension(cs->kvm_state, KVM_CAP_TSC_CONTROL)) {
795 set_ioctl = true;
796 }
797
798 /*
799 * If desired TSC frequency is within bounds of NTP correction,
800 * attempt to set TSC frequency.
801 */
802 if (cur_freq != -ENOTSUP && freq_within_bounds(cur_freq, env->tsc_khz)) {
803 set_ioctl = true;
804 }
805
806 r = set_ioctl ?
807 kvm_vcpu_ioctl(cs, KVM_SET_TSC_KHZ, env->tsc_khz) :
808 -ENOTSUP;
809
810 if (r < 0) {
811 /* When KVM_SET_TSC_KHZ fails, it's an error only if the current
812 * TSC frequency doesn't match the one we want.
813 */
814 cur_freq = kvm_check_extension(cs->kvm_state, KVM_CAP_GET_TSC_KHZ) ?
815 kvm_vcpu_ioctl(cs, KVM_GET_TSC_KHZ) :
816 -ENOTSUP;
817 if (cur_freq <= 0 || cur_freq != env->tsc_khz) {
818 warn_report("TSC frequency mismatch between "
819 "VM (%" PRId64 " kHz) and host (%d kHz), "
820 "and TSC scaling unavailable",
821 env->tsc_khz, cur_freq);
822 return r;
823 }
824 }
825
826 return 0;
827 }
828
829 static bool tsc_is_stable_and_known(CPUX86State *env)
830 {
831 if (!env->tsc_khz) {
832 return false;
833 }
834 return (env->features[FEAT_8000_0007_EDX] & CPUID_APM_INVTSC)
835 || env->user_tsc_khz;
836 }
837
838 #define DEFAULT_EVMCS_VERSION ((1 << 8) | 1)
839
840 static struct {
841 const char *desc;
842 struct {
843 uint32_t func;
844 int reg;
845 uint32_t bits;
846 } flags[2];
847 uint64_t dependencies;
848 } kvm_hyperv_properties[] = {
849 [HYPERV_FEAT_RELAXED] = {
850 .desc = "relaxed timing (hv-relaxed)",
851 .flags = {
852 {.func = HV_CPUID_ENLIGHTMENT_INFO, .reg = R_EAX,
853 .bits = HV_RELAXED_TIMING_RECOMMENDED}
854 }
855 },
856 [HYPERV_FEAT_VAPIC] = {
857 .desc = "virtual APIC (hv-vapic)",
858 .flags = {
859 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
860 .bits = HV_APIC_ACCESS_AVAILABLE}
861 }
862 },
863 [HYPERV_FEAT_TIME] = {
864 .desc = "clocksources (hv-time)",
865 .flags = {
866 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
867 .bits = HV_TIME_REF_COUNT_AVAILABLE | HV_REFERENCE_TSC_AVAILABLE}
868 }
869 },
870 [HYPERV_FEAT_CRASH] = {
871 .desc = "crash MSRs (hv-crash)",
872 .flags = {
873 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
874 .bits = HV_GUEST_CRASH_MSR_AVAILABLE}
875 }
876 },
877 [HYPERV_FEAT_RESET] = {
878 .desc = "reset MSR (hv-reset)",
879 .flags = {
880 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
881 .bits = HV_RESET_AVAILABLE}
882 }
883 },
884 [HYPERV_FEAT_VPINDEX] = {
885 .desc = "VP_INDEX MSR (hv-vpindex)",
886 .flags = {
887 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
888 .bits = HV_VP_INDEX_AVAILABLE}
889 }
890 },
891 [HYPERV_FEAT_RUNTIME] = {
892 .desc = "VP_RUNTIME MSR (hv-runtime)",
893 .flags = {
894 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
895 .bits = HV_VP_RUNTIME_AVAILABLE}
896 }
897 },
898 [HYPERV_FEAT_SYNIC] = {
899 .desc = "synthetic interrupt controller (hv-synic)",
900 .flags = {
901 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
902 .bits = HV_SYNIC_AVAILABLE}
903 }
904 },
905 [HYPERV_FEAT_STIMER] = {
906 .desc = "synthetic timers (hv-stimer)",
907 .flags = {
908 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
909 .bits = HV_SYNTIMERS_AVAILABLE}
910 },
911 .dependencies = BIT(HYPERV_FEAT_SYNIC) | BIT(HYPERV_FEAT_TIME)
912 },
913 [HYPERV_FEAT_FREQUENCIES] = {
914 .desc = "frequency MSRs (hv-frequencies)",
915 .flags = {
916 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
917 .bits = HV_ACCESS_FREQUENCY_MSRS},
918 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
919 .bits = HV_FREQUENCY_MSRS_AVAILABLE}
920 }
921 },
922 [HYPERV_FEAT_REENLIGHTENMENT] = {
923 .desc = "reenlightenment MSRs (hv-reenlightenment)",
924 .flags = {
925 {.func = HV_CPUID_FEATURES, .reg = R_EAX,
926 .bits = HV_ACCESS_REENLIGHTENMENTS_CONTROL}
927 }
928 },
929 [HYPERV_FEAT_TLBFLUSH] = {
930 .desc = "paravirtualized TLB flush (hv-tlbflush)",
931 .flags = {
932 {.func = HV_CPUID_ENLIGHTMENT_INFO, .reg = R_EAX,
933 .bits = HV_REMOTE_TLB_FLUSH_RECOMMENDED |
934 HV_EX_PROCESSOR_MASKS_RECOMMENDED}
935 },
936 .dependencies = BIT(HYPERV_FEAT_VPINDEX)
937 },
938 [HYPERV_FEAT_EVMCS] = {
939 .desc = "enlightened VMCS (hv-evmcs)",
940 .flags = {
941 {.func = HV_CPUID_ENLIGHTMENT_INFO, .reg = R_EAX,
942 .bits = HV_ENLIGHTENED_VMCS_RECOMMENDED}
943 },
944 .dependencies = BIT(HYPERV_FEAT_VAPIC)
945 },
946 [HYPERV_FEAT_IPI] = {
947 .desc = "paravirtualized IPI (hv-ipi)",
948 .flags = {
949 {.func = HV_CPUID_ENLIGHTMENT_INFO, .reg = R_EAX,
950 .bits = HV_CLUSTER_IPI_RECOMMENDED |
951 HV_EX_PROCESSOR_MASKS_RECOMMENDED}
952 },
953 .dependencies = BIT(HYPERV_FEAT_VPINDEX)
954 },
955 [HYPERV_FEAT_STIMER_DIRECT] = {
956 .desc = "direct mode synthetic timers (hv-stimer-direct)",
957 .flags = {
958 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
959 .bits = HV_STIMER_DIRECT_MODE_AVAILABLE}
960 },
961 .dependencies = BIT(HYPERV_FEAT_STIMER)
962 },
963 [HYPERV_FEAT_AVIC] = {
964 .desc = "AVIC/APICv support (hv-avic/hv-apicv)",
965 .flags = {
966 {.func = HV_CPUID_ENLIGHTMENT_INFO, .reg = R_EAX,
967 .bits = HV_DEPRECATING_AEOI_RECOMMENDED}
968 }
969 },
970 #ifdef CONFIG_SYNDBG
971 [HYPERV_FEAT_SYNDBG] = {
972 .desc = "Enable synthetic kernel debugger channel (hv-syndbg)",
973 .flags = {
974 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
975 .bits = HV_FEATURE_DEBUG_MSRS_AVAILABLE}
976 },
977 .dependencies = BIT(HYPERV_FEAT_SYNIC) | BIT(HYPERV_FEAT_RELAXED)
978 },
979 #endif
980 [HYPERV_FEAT_MSR_BITMAP] = {
981 .desc = "enlightened MSR-Bitmap (hv-emsr-bitmap)",
982 .flags = {
983 {.func = HV_CPUID_NESTED_FEATURES, .reg = R_EAX,
984 .bits = HV_NESTED_MSR_BITMAP}
985 }
986 },
987 [HYPERV_FEAT_XMM_INPUT] = {
988 .desc = "XMM fast hypercall input (hv-xmm-input)",
989 .flags = {
990 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
991 .bits = HV_HYPERCALL_XMM_INPUT_AVAILABLE}
992 }
993 },
994 [HYPERV_FEAT_TLBFLUSH_EXT] = {
995 .desc = "Extended gva ranges for TLB flush hypercalls (hv-tlbflush-ext)",
996 .flags = {
997 {.func = HV_CPUID_FEATURES, .reg = R_EDX,
998 .bits = HV_EXT_GVA_RANGES_FLUSH_AVAILABLE}
999 },
1000 .dependencies = BIT(HYPERV_FEAT_TLBFLUSH)
1001 },
1002 [HYPERV_FEAT_TLBFLUSH_DIRECT] = {
1003 .desc = "direct TLB flush (hv-tlbflush-direct)",
1004 .flags = {
1005 {.func = HV_CPUID_NESTED_FEATURES, .reg = R_EAX,
1006 .bits = HV_NESTED_DIRECT_FLUSH}
1007 },
1008 .dependencies = BIT(HYPERV_FEAT_VAPIC)
1009 },
1010 };
1011
1012 static struct kvm_cpuid2 *try_get_hv_cpuid(CPUState *cs, int max,
1013 bool do_sys_ioctl)
1014 {
1015 struct kvm_cpuid2 *cpuid;
1016 int r, size;
1017
1018 size = sizeof(*cpuid) + max * sizeof(*cpuid->entries);
1019 cpuid = g_malloc0(size);
1020 cpuid->nent = max;
1021
1022 if (do_sys_ioctl) {
1023 r = kvm_ioctl(kvm_state, KVM_GET_SUPPORTED_HV_CPUID, cpuid);
1024 } else {
1025 r = kvm_vcpu_ioctl(cs, KVM_GET_SUPPORTED_HV_CPUID, cpuid);
1026 }
1027 if (r == 0 && cpuid->nent >= max) {
1028 r = -E2BIG;
1029 }
1030 if (r < 0) {
1031 if (r == -E2BIG) {
1032 g_free(cpuid);
1033 return NULL;
1034 } else {
1035 fprintf(stderr, "KVM_GET_SUPPORTED_HV_CPUID failed: %s\n",
1036 strerror(-r));
1037 exit(1);
1038 }
1039 }
1040 return cpuid;
1041 }
1042
1043 /*
1044 * Run KVM_GET_SUPPORTED_HV_CPUID ioctl(), allocating a buffer large enough
1045 * for all entries.
1046 */
1047 static struct kvm_cpuid2 *get_supported_hv_cpuid(CPUState *cs)
1048 {
1049 struct kvm_cpuid2 *cpuid;
1050 /* 0x40000000..0x40000005, 0x4000000A, 0x40000080..0x40000082 leaves */
1051 int max = 11;
1052 int i;
1053 bool do_sys_ioctl;
1054
1055 do_sys_ioctl =
1056 kvm_check_extension(kvm_state, KVM_CAP_SYS_HYPERV_CPUID) > 0;
1057
1058 /*
1059 * Non-empty KVM context is needed when KVM_CAP_SYS_HYPERV_CPUID is
1060 * unsupported, kvm_hyperv_expand_features() checks for that.
1061 */
1062 assert(do_sys_ioctl || cs->kvm_state);
1063
1064 /*
1065 * When the buffer is too small, KVM_GET_SUPPORTED_HV_CPUID fails with
1066 * -E2BIG, however, it doesn't report back the right size. Keep increasing
1067 * it and re-trying until we succeed.
1068 */
1069 while ((cpuid = try_get_hv_cpuid(cs, max, do_sys_ioctl)) == NULL) {
1070 max++;
1071 }
1072
1073 /*
1074 * KVM_GET_SUPPORTED_HV_CPUID does not set EVMCS CPUID bit before
1075 * KVM_CAP_HYPERV_ENLIGHTENED_VMCS is enabled but we want to get the
1076 * information early, just check for the capability and set the bit
1077 * manually.
1078 */
1079 if (!do_sys_ioctl && kvm_check_extension(cs->kvm_state,
1080 KVM_CAP_HYPERV_ENLIGHTENED_VMCS) > 0) {
1081 for (i = 0; i < cpuid->nent; i++) {
1082 if (cpuid->entries[i].function == HV_CPUID_ENLIGHTMENT_INFO) {
1083 cpuid->entries[i].eax |= HV_ENLIGHTENED_VMCS_RECOMMENDED;
1084 }
1085 }
1086 }
1087
1088 return cpuid;
1089 }
1090
1091 /*
1092 * When KVM_GET_SUPPORTED_HV_CPUID is not supported we fill CPUID feature
1093 * leaves from KVM_CAP_HYPERV* and present MSRs data.
1094 */
1095 static struct kvm_cpuid2 *get_supported_hv_cpuid_legacy(CPUState *cs)
1096 {
1097 X86CPU *cpu = X86_CPU(cs);
1098 struct kvm_cpuid2 *cpuid;
1099 struct kvm_cpuid_entry2 *entry_feat, *entry_recomm;
1100
1101 /* HV_CPUID_FEATURES, HV_CPUID_ENLIGHTMENT_INFO */
1102 cpuid = g_malloc0(sizeof(*cpuid) + 2 * sizeof(*cpuid->entries));
1103 cpuid->nent = 2;
1104
1105 /* HV_CPUID_VENDOR_AND_MAX_FUNCTIONS */
1106 entry_feat = &cpuid->entries[0];
1107 entry_feat->function = HV_CPUID_FEATURES;
1108
1109 entry_recomm = &cpuid->entries[1];
1110 entry_recomm->function = HV_CPUID_ENLIGHTMENT_INFO;
1111 entry_recomm->ebx = cpu->hyperv_spinlock_attempts;
1112
1113 if (kvm_check_extension(cs->kvm_state, KVM_CAP_HYPERV) > 0) {
1114 entry_feat->eax |= HV_HYPERCALL_AVAILABLE;
1115 entry_feat->eax |= HV_APIC_ACCESS_AVAILABLE;
1116 entry_feat->edx |= HV_CPU_DYNAMIC_PARTITIONING_AVAILABLE;
1117 entry_recomm->eax |= HV_RELAXED_TIMING_RECOMMENDED;
1118 entry_recomm->eax |= HV_APIC_ACCESS_RECOMMENDED;
1119 }
1120
1121 if (kvm_check_extension(cs->kvm_state, KVM_CAP_HYPERV_TIME) > 0) {
1122 entry_feat->eax |= HV_TIME_REF_COUNT_AVAILABLE;
1123 entry_feat->eax |= HV_REFERENCE_TSC_AVAILABLE;
1124 }
1125
1126 if (has_msr_hv_frequencies) {
1127 entry_feat->eax |= HV_ACCESS_FREQUENCY_MSRS;
1128 entry_feat->edx |= HV_FREQUENCY_MSRS_AVAILABLE;
1129 }
1130
1131 if (has_msr_hv_crash) {
1132 entry_feat->edx |= HV_GUEST_CRASH_MSR_AVAILABLE;
1133 }
1134
1135 if (has_msr_hv_reenlightenment) {
1136 entry_feat->eax |= HV_ACCESS_REENLIGHTENMENTS_CONTROL;
1137 }
1138
1139 if (has_msr_hv_reset) {
1140 entry_feat->eax |= HV_RESET_AVAILABLE;
1141 }
1142
1143 if (has_msr_hv_vpindex) {
1144 entry_feat->eax |= HV_VP_INDEX_AVAILABLE;
1145 }
1146
1147 if (has_msr_hv_runtime) {
1148 entry_feat->eax |= HV_VP_RUNTIME_AVAILABLE;
1149 }
1150
1151 if (has_msr_hv_synic) {
1152 unsigned int cap = cpu->hyperv_synic_kvm_only ?
1153 KVM_CAP_HYPERV_SYNIC : KVM_CAP_HYPERV_SYNIC2;
1154
1155 if (kvm_check_extension(cs->kvm_state, cap) > 0) {
1156 entry_feat->eax |= HV_SYNIC_AVAILABLE;
1157 }
1158 }
1159
1160 if (has_msr_hv_stimer) {
1161 entry_feat->eax |= HV_SYNTIMERS_AVAILABLE;
1162 }
1163
1164 if (has_msr_hv_syndbg_options) {
1165 entry_feat->edx |= HV_GUEST_DEBUGGING_AVAILABLE;
1166 entry_feat->edx |= HV_FEATURE_DEBUG_MSRS_AVAILABLE;
1167 entry_feat->ebx |= HV_PARTITION_DEBUGGING_ALLOWED;
1168 }
1169
1170 if (kvm_check_extension(cs->kvm_state,
1171 KVM_CAP_HYPERV_TLBFLUSH) > 0) {
1172 entry_recomm->eax |= HV_REMOTE_TLB_FLUSH_RECOMMENDED;
1173 entry_recomm->eax |= HV_EX_PROCESSOR_MASKS_RECOMMENDED;
1174 }
1175
1176 if (kvm_check_extension(cs->kvm_state,
1177 KVM_CAP_HYPERV_ENLIGHTENED_VMCS) > 0) {
1178 entry_recomm->eax |= HV_ENLIGHTENED_VMCS_RECOMMENDED;
1179 }
1180
1181 if (kvm_check_extension(cs->kvm_state,
1182 KVM_CAP_HYPERV_SEND_IPI) > 0) {
1183 entry_recomm->eax |= HV_CLUSTER_IPI_RECOMMENDED;
1184 entry_recomm->eax |= HV_EX_PROCESSOR_MASKS_RECOMMENDED;
1185 }
1186
1187 return cpuid;
1188 }
1189
1190 static uint32_t hv_cpuid_get_host(CPUState *cs, uint32_t func, int reg)
1191 {
1192 struct kvm_cpuid_entry2 *entry;
1193 struct kvm_cpuid2 *cpuid;
1194
1195 if (hv_cpuid_cache) {
1196 cpuid = hv_cpuid_cache;
1197 } else {
1198 if (kvm_check_extension(kvm_state, KVM_CAP_HYPERV_CPUID) > 0) {
1199 cpuid = get_supported_hv_cpuid(cs);
1200 } else {
1201 /*
1202 * 'cs->kvm_state' may be NULL when Hyper-V features are expanded
1203 * before KVM context is created but this is only done when
1204 * KVM_CAP_SYS_HYPERV_CPUID is supported and it implies
1205 * KVM_CAP_HYPERV_CPUID.
1206 */
1207 assert(cs->kvm_state);
1208
1209 cpuid = get_supported_hv_cpuid_legacy(cs);
1210 }
1211 hv_cpuid_cache = cpuid;
1212 }
1213
1214 if (!cpuid) {
1215 return 0;
1216 }
1217
1218 entry = cpuid_find_entry(cpuid, func, 0);
1219 if (!entry) {
1220 return 0;
1221 }
1222
1223 return cpuid_entry_get_reg(entry, reg);
1224 }
1225
1226 static bool hyperv_feature_supported(CPUState *cs, int feature)
1227 {
1228 uint32_t func, bits;
1229 int i, reg;
1230
1231 for (i = 0; i < ARRAY_SIZE(kvm_hyperv_properties[feature].flags); i++) {
1232
1233 func = kvm_hyperv_properties[feature].flags[i].func;
1234 reg = kvm_hyperv_properties[feature].flags[i].reg;
1235 bits = kvm_hyperv_properties[feature].flags[i].bits;
1236
1237 if (!func) {
1238 continue;
1239 }
1240
1241 if ((hv_cpuid_get_host(cs, func, reg) & bits) != bits) {
1242 return false;
1243 }
1244 }
1245
1246 return true;
1247 }
1248
1249 /* Checks that all feature dependencies are enabled */
1250 static bool hv_feature_check_deps(X86CPU *cpu, int feature, Error **errp)
1251 {
1252 uint64_t deps;
1253 int dep_feat;
1254
1255 deps = kvm_hyperv_properties[feature].dependencies;
1256 while (deps) {
1257 dep_feat = ctz64(deps);
1258 if (!(hyperv_feat_enabled(cpu, dep_feat))) {
1259 error_setg(errp, "Hyper-V %s requires Hyper-V %s",
1260 kvm_hyperv_properties[feature].desc,
1261 kvm_hyperv_properties[dep_feat].desc);
1262 return false;
1263 }
1264 deps &= ~(1ull << dep_feat);
1265 }
1266
1267 return true;
1268 }
1269
1270 static uint32_t hv_build_cpuid_leaf(CPUState *cs, uint32_t func, int reg)
1271 {
1272 X86CPU *cpu = X86_CPU(cs);
1273 uint32_t r = 0;
1274 int i, j;
1275
1276 for (i = 0; i < ARRAY_SIZE(kvm_hyperv_properties); i++) {
1277 if (!hyperv_feat_enabled(cpu, i)) {
1278 continue;
1279 }
1280
1281 for (j = 0; j < ARRAY_SIZE(kvm_hyperv_properties[i].flags); j++) {
1282 if (kvm_hyperv_properties[i].flags[j].func != func) {
1283 continue;
1284 }
1285 if (kvm_hyperv_properties[i].flags[j].reg != reg) {
1286 continue;
1287 }
1288
1289 r |= kvm_hyperv_properties[i].flags[j].bits;
1290 }
1291 }
1292
1293 /* HV_CPUID_NESTED_FEATURES.EAX also encodes the supported eVMCS range */
1294 if (func == HV_CPUID_NESTED_FEATURES && reg == R_EAX) {
1295 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_EVMCS)) {
1296 r |= DEFAULT_EVMCS_VERSION;
1297 }
1298 }
1299
1300 return r;
1301 }
1302
1303 /*
1304 * Expand Hyper-V CPU features. In partucular, check that all the requested
1305 * features are supported by the host and the sanity of the configuration
1306 * (that all the required dependencies are included). Also, this takes care
1307 * of 'hv_passthrough' mode and fills the environment with all supported
1308 * Hyper-V features.
1309 */
1310 bool kvm_hyperv_expand_features(X86CPU *cpu, Error **errp)
1311 {
1312 CPUState *cs = CPU(cpu);
1313 Error *local_err = NULL;
1314 int feat;
1315
1316 if (!hyperv_enabled(cpu))
1317 return true;
1318
1319 /*
1320 * When kvm_hyperv_expand_features is called at CPU feature expansion
1321 * time per-CPU kvm_state is not available yet so we can only proceed
1322 * when KVM_CAP_SYS_HYPERV_CPUID is supported.
1323 */
1324 if (!cs->kvm_state &&
1325 !kvm_check_extension(kvm_state, KVM_CAP_SYS_HYPERV_CPUID))
1326 return true;
1327
1328 if (cpu->hyperv_passthrough) {
1329 cpu->hyperv_vendor_id[0] =
1330 hv_cpuid_get_host(cs, HV_CPUID_VENDOR_AND_MAX_FUNCTIONS, R_EBX);
1331 cpu->hyperv_vendor_id[1] =
1332 hv_cpuid_get_host(cs, HV_CPUID_VENDOR_AND_MAX_FUNCTIONS, R_ECX);
1333 cpu->hyperv_vendor_id[2] =
1334 hv_cpuid_get_host(cs, HV_CPUID_VENDOR_AND_MAX_FUNCTIONS, R_EDX);
1335 cpu->hyperv_vendor = g_realloc(cpu->hyperv_vendor,
1336 sizeof(cpu->hyperv_vendor_id) + 1);
1337 memcpy(cpu->hyperv_vendor, cpu->hyperv_vendor_id,
1338 sizeof(cpu->hyperv_vendor_id));
1339 cpu->hyperv_vendor[sizeof(cpu->hyperv_vendor_id)] = 0;
1340
1341 cpu->hyperv_interface_id[0] =
1342 hv_cpuid_get_host(cs, HV_CPUID_INTERFACE, R_EAX);
1343 cpu->hyperv_interface_id[1] =
1344 hv_cpuid_get_host(cs, HV_CPUID_INTERFACE, R_EBX);
1345 cpu->hyperv_interface_id[2] =
1346 hv_cpuid_get_host(cs, HV_CPUID_INTERFACE, R_ECX);
1347 cpu->hyperv_interface_id[3] =
1348 hv_cpuid_get_host(cs, HV_CPUID_INTERFACE, R_EDX);
1349
1350 cpu->hyperv_ver_id_build =
1351 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_EAX);
1352 cpu->hyperv_ver_id_major =
1353 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_EBX) >> 16;
1354 cpu->hyperv_ver_id_minor =
1355 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_EBX) & 0xffff;
1356 cpu->hyperv_ver_id_sp =
1357 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_ECX);
1358 cpu->hyperv_ver_id_sb =
1359 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_EDX) >> 24;
1360 cpu->hyperv_ver_id_sn =
1361 hv_cpuid_get_host(cs, HV_CPUID_VERSION, R_EDX) & 0xffffff;
1362
1363 cpu->hv_max_vps = hv_cpuid_get_host(cs, HV_CPUID_IMPLEMENT_LIMITS,
1364 R_EAX);
1365 cpu->hyperv_limits[0] =
1366 hv_cpuid_get_host(cs, HV_CPUID_IMPLEMENT_LIMITS, R_EBX);
1367 cpu->hyperv_limits[1] =
1368 hv_cpuid_get_host(cs, HV_CPUID_IMPLEMENT_LIMITS, R_ECX);
1369 cpu->hyperv_limits[2] =
1370 hv_cpuid_get_host(cs, HV_CPUID_IMPLEMENT_LIMITS, R_EDX);
1371
1372 cpu->hyperv_spinlock_attempts =
1373 hv_cpuid_get_host(cs, HV_CPUID_ENLIGHTMENT_INFO, R_EBX);
1374
1375 /*
1376 * Mark feature as enabled in 'cpu->hyperv_features' as
1377 * hv_build_cpuid_leaf() uses this info to build guest CPUIDs.
1378 */
1379 for (feat = 0; feat < ARRAY_SIZE(kvm_hyperv_properties); feat++) {
1380 if (hyperv_feature_supported(cs, feat)) {
1381 cpu->hyperv_features |= BIT(feat);
1382 }
1383 }
1384 } else {
1385 /* Check features availability and dependencies */
1386 for (feat = 0; feat < ARRAY_SIZE(kvm_hyperv_properties); feat++) {
1387 /* If the feature was not requested skip it. */
1388 if (!hyperv_feat_enabled(cpu, feat)) {
1389 continue;
1390 }
1391
1392 /* Check if the feature is supported by KVM */
1393 if (!hyperv_feature_supported(cs, feat)) {
1394 error_setg(errp, "Hyper-V %s is not supported by kernel",
1395 kvm_hyperv_properties[feat].desc);
1396 return false;
1397 }
1398
1399 /* Check dependencies */
1400 if (!hv_feature_check_deps(cpu, feat, &local_err)) {
1401 error_propagate(errp, local_err);
1402 return false;
1403 }
1404 }
1405 }
1406
1407 /* Additional dependencies not covered by kvm_hyperv_properties[] */
1408 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC) &&
1409 !cpu->hyperv_synic_kvm_only &&
1410 !hyperv_feat_enabled(cpu, HYPERV_FEAT_VPINDEX)) {
1411 error_setg(errp, "Hyper-V %s requires Hyper-V %s",
1412 kvm_hyperv_properties[HYPERV_FEAT_SYNIC].desc,
1413 kvm_hyperv_properties[HYPERV_FEAT_VPINDEX].desc);
1414 return false;
1415 }
1416
1417 return true;
1418 }
1419
1420 /*
1421 * Fill in Hyper-V CPUIDs. Returns the number of entries filled in cpuid_ent.
1422 */
1423 static int hyperv_fill_cpuids(CPUState *cs,
1424 struct kvm_cpuid_entry2 *cpuid_ent)
1425 {
1426 X86CPU *cpu = X86_CPU(cs);
1427 struct kvm_cpuid_entry2 *c;
1428 uint32_t signature[3];
1429 uint32_t cpuid_i = 0, max_cpuid_leaf = 0;
1430 uint32_t nested_eax =
1431 hv_build_cpuid_leaf(cs, HV_CPUID_NESTED_FEATURES, R_EAX);
1432
1433 max_cpuid_leaf = nested_eax ? HV_CPUID_NESTED_FEATURES :
1434 HV_CPUID_IMPLEMENT_LIMITS;
1435
1436 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNDBG)) {
1437 max_cpuid_leaf =
1438 MAX(max_cpuid_leaf, HV_CPUID_SYNDBG_PLATFORM_CAPABILITIES);
1439 }
1440
1441 c = &cpuid_ent[cpuid_i++];
1442 c->function = HV_CPUID_VENDOR_AND_MAX_FUNCTIONS;
1443 c->eax = max_cpuid_leaf;
1444 c->ebx = cpu->hyperv_vendor_id[0];
1445 c->ecx = cpu->hyperv_vendor_id[1];
1446 c->edx = cpu->hyperv_vendor_id[2];
1447
1448 c = &cpuid_ent[cpuid_i++];
1449 c->function = HV_CPUID_INTERFACE;
1450 c->eax = cpu->hyperv_interface_id[0];
1451 c->ebx = cpu->hyperv_interface_id[1];
1452 c->ecx = cpu->hyperv_interface_id[2];
1453 c->edx = cpu->hyperv_interface_id[3];
1454
1455 c = &cpuid_ent[cpuid_i++];
1456 c->function = HV_CPUID_VERSION;
1457 c->eax = cpu->hyperv_ver_id_build;
1458 c->ebx = (uint32_t)cpu->hyperv_ver_id_major << 16 |
1459 cpu->hyperv_ver_id_minor;
1460 c->ecx = cpu->hyperv_ver_id_sp;
1461 c->edx = (uint32_t)cpu->hyperv_ver_id_sb << 24 |
1462 (cpu->hyperv_ver_id_sn & 0xffffff);
1463
1464 c = &cpuid_ent[cpuid_i++];
1465 c->function = HV_CPUID_FEATURES;
1466 c->eax = hv_build_cpuid_leaf(cs, HV_CPUID_FEATURES, R_EAX);
1467 c->ebx = hv_build_cpuid_leaf(cs, HV_CPUID_FEATURES, R_EBX);
1468 c->edx = hv_build_cpuid_leaf(cs, HV_CPUID_FEATURES, R_EDX);
1469
1470 /* Unconditionally required with any Hyper-V enlightenment */
1471 c->eax |= HV_HYPERCALL_AVAILABLE;
1472
1473 /* SynIC and Vmbus devices require messages/signals hypercalls */
1474 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC) &&
1475 !cpu->hyperv_synic_kvm_only) {
1476 c->ebx |= HV_POST_MESSAGES | HV_SIGNAL_EVENTS;
1477 }
1478
1479
1480 /* Not exposed by KVM but needed to make CPU hotplug in Windows work */
1481 c->edx |= HV_CPU_DYNAMIC_PARTITIONING_AVAILABLE;
1482
1483 c = &cpuid_ent[cpuid_i++];
1484 c->function = HV_CPUID_ENLIGHTMENT_INFO;
1485 c->eax = hv_build_cpuid_leaf(cs, HV_CPUID_ENLIGHTMENT_INFO, R_EAX);
1486 c->ebx = cpu->hyperv_spinlock_attempts;
1487
1488 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_VAPIC) &&
1489 !hyperv_feat_enabled(cpu, HYPERV_FEAT_AVIC)) {
1490 c->eax |= HV_APIC_ACCESS_RECOMMENDED;
1491 }
1492
1493 if (cpu->hyperv_no_nonarch_cs == ON_OFF_AUTO_ON) {
1494 c->eax |= HV_NO_NONARCH_CORESHARING;
1495 } else if (cpu->hyperv_no_nonarch_cs == ON_OFF_AUTO_AUTO) {
1496 c->eax |= hv_cpuid_get_host(cs, HV_CPUID_ENLIGHTMENT_INFO, R_EAX) &
1497 HV_NO_NONARCH_CORESHARING;
1498 }
1499
1500 c = &cpuid_ent[cpuid_i++];
1501 c->function = HV_CPUID_IMPLEMENT_LIMITS;
1502 c->eax = cpu->hv_max_vps;
1503 c->ebx = cpu->hyperv_limits[0];
1504 c->ecx = cpu->hyperv_limits[1];
1505 c->edx = cpu->hyperv_limits[2];
1506
1507 if (nested_eax) {
1508 uint32_t function;
1509
1510 /* Create zeroed 0x40000006..0x40000009 leaves */
1511 for (function = HV_CPUID_IMPLEMENT_LIMITS + 1;
1512 function < HV_CPUID_NESTED_FEATURES; function++) {
1513 c = &cpuid_ent[cpuid_i++];
1514 c->function = function;
1515 }
1516
1517 c = &cpuid_ent[cpuid_i++];
1518 c->function = HV_CPUID_NESTED_FEATURES;
1519 c->eax = nested_eax;
1520 }
1521
1522 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNDBG)) {
1523 c = &cpuid_ent[cpuid_i++];
1524 c->function = HV_CPUID_SYNDBG_VENDOR_AND_MAX_FUNCTIONS;
1525 c->eax = hyperv_feat_enabled(cpu, HYPERV_FEAT_EVMCS) ?
1526 HV_CPUID_NESTED_FEATURES : HV_CPUID_IMPLEMENT_LIMITS;
1527 memcpy(signature, "Microsoft VS", 12);
1528 c->eax = 0;
1529 c->ebx = signature[0];
1530 c->ecx = signature[1];
1531 c->edx = signature[2];
1532
1533 c = &cpuid_ent[cpuid_i++];
1534 c->function = HV_CPUID_SYNDBG_INTERFACE;
1535 memcpy(signature, "VS#1\0\0\0\0\0\0\0\0", 12);
1536 c->eax = signature[0];
1537 c->ebx = 0;
1538 c->ecx = 0;
1539 c->edx = 0;
1540
1541 c = &cpuid_ent[cpuid_i++];
1542 c->function = HV_CPUID_SYNDBG_PLATFORM_CAPABILITIES;
1543 c->eax = HV_SYNDBG_CAP_ALLOW_KERNEL_DEBUGGING;
1544 c->ebx = 0;
1545 c->ecx = 0;
1546 c->edx = 0;
1547 }
1548
1549 return cpuid_i;
1550 }
1551
1552 static Error *hv_passthrough_mig_blocker;
1553 static Error *hv_no_nonarch_cs_mig_blocker;
1554
1555 /* Checks that the exposed eVMCS version range is supported by KVM */
1556 static bool evmcs_version_supported(uint16_t evmcs_version,
1557 uint16_t supported_evmcs_version)
1558 {
1559 uint8_t min_version = evmcs_version & 0xff;
1560 uint8_t max_version = evmcs_version >> 8;
1561 uint8_t min_supported_version = supported_evmcs_version & 0xff;
1562 uint8_t max_supported_version = supported_evmcs_version >> 8;
1563
1564 return (min_version >= min_supported_version) &&
1565 (max_version <= max_supported_version);
1566 }
1567
1568 static int hyperv_init_vcpu(X86CPU *cpu)
1569 {
1570 CPUState *cs = CPU(cpu);
1571 Error *local_err = NULL;
1572 int ret;
1573
1574 if (cpu->hyperv_passthrough && hv_passthrough_mig_blocker == NULL) {
1575 error_setg(&hv_passthrough_mig_blocker,
1576 "'hv-passthrough' CPU flag prevents migration, use explicit"
1577 " set of hv-* flags instead");
1578 ret = migrate_add_blocker(hv_passthrough_mig_blocker, &local_err);
1579 if (ret < 0) {
1580 error_report_err(local_err);
1581 return ret;
1582 }
1583 }
1584
1585 if (cpu->hyperv_no_nonarch_cs == ON_OFF_AUTO_AUTO &&
1586 hv_no_nonarch_cs_mig_blocker == NULL) {
1587 error_setg(&hv_no_nonarch_cs_mig_blocker,
1588 "'hv-no-nonarch-coresharing=auto' CPU flag prevents migration"
1589 " use explicit 'hv-no-nonarch-coresharing=on' instead (but"
1590 " make sure SMT is disabled and/or that vCPUs are properly"
1591 " pinned)");
1592 ret = migrate_add_blocker(hv_no_nonarch_cs_mig_blocker, &local_err);
1593 if (ret < 0) {
1594 error_report_err(local_err);
1595 return ret;
1596 }
1597 }
1598
1599 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_VPINDEX) && !hv_vpindex_settable) {
1600 /*
1601 * the kernel doesn't support setting vp_index; assert that its value
1602 * is in sync
1603 */
1604 uint64_t value;
1605
1606 ret = kvm_get_one_msr(cpu, HV_X64_MSR_VP_INDEX, &value);
1607 if (ret < 0) {
1608 return ret;
1609 }
1610
1611 if (value != hyperv_vp_index(CPU(cpu))) {
1612 error_report("kernel's vp_index != QEMU's vp_index");
1613 return -ENXIO;
1614 }
1615 }
1616
1617 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC)) {
1618 uint32_t synic_cap = cpu->hyperv_synic_kvm_only ?
1619 KVM_CAP_HYPERV_SYNIC : KVM_CAP_HYPERV_SYNIC2;
1620 ret = kvm_vcpu_enable_cap(cs, synic_cap, 0);
1621 if (ret < 0) {
1622 error_report("failed to turn on HyperV SynIC in KVM: %s",
1623 strerror(-ret));
1624 return ret;
1625 }
1626
1627 if (!cpu->hyperv_synic_kvm_only) {
1628 ret = hyperv_x86_synic_add(cpu);
1629 if (ret < 0) {
1630 error_report("failed to create HyperV SynIC: %s",
1631 strerror(-ret));
1632 return ret;
1633 }
1634 }
1635 }
1636
1637 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_EVMCS)) {
1638 uint16_t evmcs_version = DEFAULT_EVMCS_VERSION;
1639 uint16_t supported_evmcs_version;
1640
1641 ret = kvm_vcpu_enable_cap(cs, KVM_CAP_HYPERV_ENLIGHTENED_VMCS, 0,
1642 (uintptr_t)&supported_evmcs_version);
1643
1644 /*
1645 * KVM is required to support EVMCS ver.1. as that's what 'hv-evmcs'
1646 * option sets. Note: we hardcode the maximum supported eVMCS version
1647 * to '1' as well so 'hv-evmcs' feature is migratable even when (and if)
1648 * ver.2 is implemented. A new option (e.g. 'hv-evmcs=2') will then have
1649 * to be added.
1650 */
1651 if (ret < 0) {
1652 error_report("Hyper-V %s is not supported by kernel",
1653 kvm_hyperv_properties[HYPERV_FEAT_EVMCS].desc);
1654 return ret;
1655 }
1656
1657 if (!evmcs_version_supported(evmcs_version, supported_evmcs_version)) {
1658 error_report("eVMCS version range [%d..%d] is not supported by "
1659 "kernel (supported: [%d..%d])", evmcs_version & 0xff,
1660 evmcs_version >> 8, supported_evmcs_version & 0xff,
1661 supported_evmcs_version >> 8);
1662 return -ENOTSUP;
1663 }
1664 }
1665
1666 if (cpu->hyperv_enforce_cpuid) {
1667 ret = kvm_vcpu_enable_cap(cs, KVM_CAP_HYPERV_ENFORCE_CPUID, 0, 1);
1668 if (ret < 0) {
1669 error_report("failed to enable KVM_CAP_HYPERV_ENFORCE_CPUID: %s",
1670 strerror(-ret));
1671 return ret;
1672 }
1673 }
1674
1675 return 0;
1676 }
1677
1678 static Error *invtsc_mig_blocker;
1679
1680 #define KVM_MAX_CPUID_ENTRIES 100
1681
1682 static void kvm_init_xsave(CPUX86State *env)
1683 {
1684 if (has_xsave2) {
1685 env->xsave_buf_len = QEMU_ALIGN_UP(has_xsave2, 4096);
1686 } else if (has_xsave) {
1687 env->xsave_buf_len = sizeof(struct kvm_xsave);
1688 } else {
1689 return;
1690 }
1691
1692 env->xsave_buf = qemu_memalign(4096, env->xsave_buf_len);
1693 memset(env->xsave_buf, 0, env->xsave_buf_len);
1694 /*
1695 * The allocated storage must be large enough for all of the
1696 * possible XSAVE state components.
1697 */
1698 assert(kvm_arch_get_supported_cpuid(kvm_state, 0xd, 0, R_ECX) <=
1699 env->xsave_buf_len);
1700 }
1701
1702 static void kvm_init_nested_state(CPUX86State *env)
1703 {
1704 struct kvm_vmx_nested_state_hdr *vmx_hdr;
1705 uint32_t size;
1706
1707 if (!env->nested_state) {
1708 return;
1709 }
1710
1711 size = env->nested_state->size;
1712
1713 memset(env->nested_state, 0, size);
1714 env->nested_state->size = size;
1715
1716 if (cpu_has_vmx(env)) {
1717 env->nested_state->format = KVM_STATE_NESTED_FORMAT_VMX;
1718 vmx_hdr = &env->nested_state->hdr.vmx;
1719 vmx_hdr->vmxon_pa = -1ull;
1720 vmx_hdr->vmcs12_pa = -1ull;
1721 } else if (cpu_has_svm(env)) {
1722 env->nested_state->format = KVM_STATE_NESTED_FORMAT_SVM;
1723 }
1724 }
1725
1726 int kvm_arch_init_vcpu(CPUState *cs)
1727 {
1728 struct {
1729 struct kvm_cpuid2 cpuid;
1730 struct kvm_cpuid_entry2 entries[KVM_MAX_CPUID_ENTRIES];
1731 } cpuid_data;
1732 /*
1733 * The kernel defines these structs with padding fields so there
1734 * should be no extra padding in our cpuid_data struct.
1735 */
1736 QEMU_BUILD_BUG_ON(sizeof(cpuid_data) !=
1737 sizeof(struct kvm_cpuid2) +
1738 sizeof(struct kvm_cpuid_entry2) * KVM_MAX_CPUID_ENTRIES);
1739
1740 X86CPU *cpu = X86_CPU(cs);
1741 CPUX86State *env = &cpu->env;
1742 uint32_t limit, i, j, cpuid_i;
1743 uint32_t unused;
1744 struct kvm_cpuid_entry2 *c;
1745 uint32_t signature[3];
1746 int kvm_base = KVM_CPUID_SIGNATURE;
1747 int max_nested_state_len;
1748 int r;
1749 Error *local_err = NULL;
1750
1751 memset(&cpuid_data, 0, sizeof(cpuid_data));
1752
1753 cpuid_i = 0;
1754
1755 has_xsave2 = kvm_check_extension(cs->kvm_state, KVM_CAP_XSAVE2);
1756
1757 r = kvm_arch_set_tsc_khz(cs);
1758 if (r < 0) {
1759 return r;
1760 }
1761
1762 /* vcpu's TSC frequency is either specified by user, or following
1763 * the value used by KVM if the former is not present. In the
1764 * latter case, we query it from KVM and record in env->tsc_khz,
1765 * so that vcpu's TSC frequency can be migrated later via this field.
1766 */
1767 if (!env->tsc_khz) {
1768 r = kvm_check_extension(cs->kvm_state, KVM_CAP_GET_TSC_KHZ) ?
1769 kvm_vcpu_ioctl(cs, KVM_GET_TSC_KHZ) :
1770 -ENOTSUP;
1771 if (r > 0) {
1772 env->tsc_khz = r;
1773 }
1774 }
1775
1776 env->apic_bus_freq = KVM_APIC_BUS_FREQUENCY;
1777
1778 /*
1779 * kvm_hyperv_expand_features() is called here for the second time in case
1780 * KVM_CAP_SYS_HYPERV_CPUID is not supported. While we can't possibly handle
1781 * 'query-cpu-model-expansion' in this case as we don't have a KVM vCPU to
1782 * check which Hyper-V enlightenments are supported and which are not, we
1783 * can still proceed and check/expand Hyper-V enlightenments here so legacy
1784 * behavior is preserved.
1785 */
1786 if (!kvm_hyperv_expand_features(cpu, &local_err)) {
1787 error_report_err(local_err);
1788 return -ENOSYS;
1789 }
1790
1791 if (hyperv_enabled(cpu)) {
1792 r = hyperv_init_vcpu(cpu);
1793 if (r) {
1794 return r;
1795 }
1796
1797 cpuid_i = hyperv_fill_cpuids(cs, cpuid_data.entries);
1798 kvm_base = KVM_CPUID_SIGNATURE_NEXT;
1799 has_msr_hv_hypercall = true;
1800 }
1801
1802 if (cpu->expose_kvm) {
1803 memcpy(signature, "KVMKVMKVM\0\0\0", 12);
1804 c = &cpuid_data.entries[cpuid_i++];
1805 c->function = KVM_CPUID_SIGNATURE | kvm_base;
1806 c->eax = KVM_CPUID_FEATURES | kvm_base;
1807 c->ebx = signature[0];
1808 c->ecx = signature[1];
1809 c->edx = signature[2];
1810
1811 c = &cpuid_data.entries[cpuid_i++];
1812 c->function = KVM_CPUID_FEATURES | kvm_base;
1813 c->eax = env->features[FEAT_KVM];
1814 c->edx = env->features[FEAT_KVM_HINTS];
1815 }
1816
1817 cpu_x86_cpuid(env, 0, 0, &limit, &unused, &unused, &unused);
1818
1819 if (cpu->kvm_pv_enforce_cpuid) {
1820 r = kvm_vcpu_enable_cap(cs, KVM_CAP_ENFORCE_PV_FEATURE_CPUID, 0, 1);
1821 if (r < 0) {
1822 fprintf(stderr,
1823 "failed to enable KVM_CAP_ENFORCE_PV_FEATURE_CPUID: %s",
1824 strerror(-r));
1825 abort();
1826 }
1827 }
1828
1829 for (i = 0; i <= limit; i++) {
1830 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1831 fprintf(stderr, "unsupported level value: 0x%x\n", limit);
1832 abort();
1833 }
1834 c = &cpuid_data.entries[cpuid_i++];
1835
1836 switch (i) {
1837 case 2: {
1838 /* Keep reading function 2 till all the input is received */
1839 int times;
1840
1841 c->function = i;
1842 c->flags = KVM_CPUID_FLAG_STATEFUL_FUNC |
1843 KVM_CPUID_FLAG_STATE_READ_NEXT;
1844 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
1845 times = c->eax & 0xff;
1846
1847 for (j = 1; j < times; ++j) {
1848 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1849 fprintf(stderr, "cpuid_data is full, no space for "
1850 "cpuid(eax:2):eax & 0xf = 0x%x\n", times);
1851 abort();
1852 }
1853 c = &cpuid_data.entries[cpuid_i++];
1854 c->function = i;
1855 c->flags = KVM_CPUID_FLAG_STATEFUL_FUNC;
1856 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
1857 }
1858 break;
1859 }
1860 case 0x1f:
1861 if (env->nr_dies < 2) {
1862 break;
1863 }
1864 /* fallthrough */
1865 case 4:
1866 case 0xb:
1867 case 0xd:
1868 for (j = 0; ; j++) {
1869 if (i == 0xd && j == 64) {
1870 break;
1871 }
1872
1873 if (i == 0x1f && j == 64) {
1874 break;
1875 }
1876
1877 c->function = i;
1878 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1879 c->index = j;
1880 cpu_x86_cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
1881
1882 if (i == 4 && c->eax == 0) {
1883 break;
1884 }
1885 if (i == 0xb && !(c->ecx & 0xff00)) {
1886 break;
1887 }
1888 if (i == 0x1f && !(c->ecx & 0xff00)) {
1889 break;
1890 }
1891 if (i == 0xd && c->eax == 0) {
1892 continue;
1893 }
1894 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1895 fprintf(stderr, "cpuid_data is full, no space for "
1896 "cpuid(eax:0x%x,ecx:0x%x)\n", i, j);
1897 abort();
1898 }
1899 c = &cpuid_data.entries[cpuid_i++];
1900 }
1901 break;
1902 case 0x7:
1903 case 0x12:
1904 for (j = 0; ; j++) {
1905 c->function = i;
1906 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1907 c->index = j;
1908 cpu_x86_cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
1909
1910 if (j > 1 && (c->eax & 0xf) != 1) {
1911 break;
1912 }
1913
1914 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1915 fprintf(stderr, "cpuid_data is full, no space for "
1916 "cpuid(eax:0x12,ecx:0x%x)\n", j);
1917 abort();
1918 }
1919 c = &cpuid_data.entries[cpuid_i++];
1920 }
1921 break;
1922 case 0x14:
1923 case 0x1d:
1924 case 0x1e: {
1925 uint32_t times;
1926
1927 c->function = i;
1928 c->index = 0;
1929 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1930 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
1931 times = c->eax;
1932
1933 for (j = 1; j <= times; ++j) {
1934 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1935 fprintf(stderr, "cpuid_data is full, no space for "
1936 "cpuid(eax:0x%x,ecx:0x%x)\n", i, j);
1937 abort();
1938 }
1939 c = &cpuid_data.entries[cpuid_i++];
1940 c->function = i;
1941 c->index = j;
1942 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1943 cpu_x86_cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
1944 }
1945 break;
1946 }
1947 default:
1948 c->function = i;
1949 c->flags = 0;
1950 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
1951 if (!c->eax && !c->ebx && !c->ecx && !c->edx) {
1952 /*
1953 * KVM already returns all zeroes if a CPUID entry is missing,
1954 * so we can omit it and avoid hitting KVM's 80-entry limit.
1955 */
1956 cpuid_i--;
1957 }
1958 break;
1959 }
1960 }
1961
1962 if (limit >= 0x0a) {
1963 uint32_t eax, edx;
1964
1965 cpu_x86_cpuid(env, 0x0a, 0, &eax, &unused, &unused, &edx);
1966
1967 has_architectural_pmu_version = eax & 0xff;
1968 if (has_architectural_pmu_version > 0) {
1969 num_architectural_pmu_gp_counters = (eax & 0xff00) >> 8;
1970
1971 /* Shouldn't be more than 32, since that's the number of bits
1972 * available in EBX to tell us _which_ counters are available.
1973 * Play it safe.
1974 */
1975 if (num_architectural_pmu_gp_counters > MAX_GP_COUNTERS) {
1976 num_architectural_pmu_gp_counters = MAX_GP_COUNTERS;
1977 }
1978
1979 if (has_architectural_pmu_version > 1) {
1980 num_architectural_pmu_fixed_counters = edx & 0x1f;
1981
1982 if (num_architectural_pmu_fixed_counters > MAX_FIXED_COUNTERS) {
1983 num_architectural_pmu_fixed_counters = MAX_FIXED_COUNTERS;
1984 }
1985 }
1986 }
1987 }
1988
1989 cpu_x86_cpuid(env, 0x80000000, 0, &limit, &unused, &unused, &unused);
1990
1991 for (i = 0x80000000; i <= limit; i++) {
1992 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
1993 fprintf(stderr, "unsupported xlevel value: 0x%x\n", limit);
1994 abort();
1995 }
1996 c = &cpuid_data.entries[cpuid_i++];
1997
1998 switch (i) {
1999 case 0x8000001d:
2000 /* Query for all AMD cache information leaves */
2001 for (j = 0; ; j++) {
2002 c->function = i;
2003 c->flags = KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
2004 c->index = j;
2005 cpu_x86_cpuid(env, i, j, &c->eax, &c->ebx, &c->ecx, &c->edx);
2006
2007 if (c->eax == 0) {
2008 break;
2009 }
2010 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
2011 fprintf(stderr, "cpuid_data is full, no space for "
2012 "cpuid(eax:0x%x,ecx:0x%x)\n", i, j);
2013 abort();
2014 }
2015 c = &cpuid_data.entries[cpuid_i++];
2016 }
2017 break;
2018 default:
2019 c->function = i;
2020 c->flags = 0;
2021 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
2022 if (!c->eax && !c->ebx && !c->ecx && !c->edx) {
2023 /*
2024 * KVM already returns all zeroes if a CPUID entry is missing,
2025 * so we can omit it and avoid hitting KVM's 80-entry limit.
2026 */
2027 cpuid_i--;
2028 }
2029 break;
2030 }
2031 }
2032
2033 /* Call Centaur's CPUID instructions they are supported. */
2034 if (env->cpuid_xlevel2 > 0) {
2035 cpu_x86_cpuid(env, 0xC0000000, 0, &limit, &unused, &unused, &unused);
2036
2037 for (i = 0xC0000000; i <= limit; i++) {
2038 if (cpuid_i == KVM_MAX_CPUID_ENTRIES) {
2039 fprintf(stderr, "unsupported xlevel2 value: 0x%x\n", limit);
2040 abort();
2041 }
2042 c = &cpuid_data.entries[cpuid_i++];
2043
2044 c->function = i;
2045 c->flags = 0;
2046 cpu_x86_cpuid(env, i, 0, &c->eax, &c->ebx, &c->ecx, &c->edx);
2047 }
2048 }
2049
2050 cpuid_data.cpuid.nent = cpuid_i;
2051
2052 if (((env->cpuid_version >> 8)&0xF) >= 6
2053 && (env->features[FEAT_1_EDX] & (CPUID_MCE | CPUID_MCA)) ==
2054 (CPUID_MCE | CPUID_MCA)
2055 && kvm_check_extension(cs->kvm_state, KVM_CAP_MCE) > 0) {
2056 uint64_t mcg_cap, unsupported_caps;
2057 int banks;
2058 int ret;
2059
2060 ret = kvm_get_mce_cap_supported(cs->kvm_state, &mcg_cap, &banks);
2061 if (ret < 0) {
2062 fprintf(stderr, "kvm_get_mce_cap_supported: %s", strerror(-ret));
2063 return ret;
2064 }
2065
2066 if (banks < (env->mcg_cap & MCG_CAP_BANKS_MASK)) {
2067 error_report("kvm: Unsupported MCE bank count (QEMU = %d, KVM = %d)",
2068 (int)(env->mcg_cap & MCG_CAP_BANKS_MASK), banks);
2069 return -ENOTSUP;
2070 }
2071
2072 unsupported_caps = env->mcg_cap & ~(mcg_cap | MCG_CAP_BANKS_MASK);
2073 if (unsupported_caps) {
2074 if (unsupported_caps & MCG_LMCE_P) {
2075 error_report("kvm: LMCE not supported");
2076 return -ENOTSUP;
2077 }
2078 warn_report("Unsupported MCG_CAP bits: 0x%" PRIx64,
2079 unsupported_caps);
2080 }
2081
2082 env->mcg_cap &= mcg_cap | MCG_CAP_BANKS_MASK;
2083 ret = kvm_vcpu_ioctl(cs, KVM_X86_SETUP_MCE, &env->mcg_cap);
2084 if (ret < 0) {
2085 fprintf(stderr, "KVM_X86_SETUP_MCE: %s", strerror(-ret));
2086 return ret;
2087 }
2088 }
2089
2090 cpu->vmsentry = qemu_add_vm_change_state_handler(cpu_update_state, env);
2091
2092 c = cpuid_find_entry(&cpuid_data.cpuid, 1, 0);
2093 if (c) {
2094 has_msr_feature_control = !!(c->ecx & CPUID_EXT_VMX) ||
2095 !!(c->ecx & CPUID_EXT_SMX);
2096 }
2097
2098 c = cpuid_find_entry(&cpuid_data.cpuid, 7, 0);
2099 if (c && (c->ebx & CPUID_7_0_EBX_SGX)) {
2100 has_msr_feature_control = true;
2101 }
2102
2103 if (env->mcg_cap & MCG_LMCE_P) {
2104 has_msr_mcg_ext_ctl = has_msr_feature_control = true;
2105 }
2106
2107 if (!env->user_tsc_khz) {
2108 if ((env->features[FEAT_8000_0007_EDX] & CPUID_APM_INVTSC) &&
2109 invtsc_mig_blocker == NULL) {
2110 error_setg(&invtsc_mig_blocker,
2111 "State blocked by non-migratable CPU device"
2112 " (invtsc flag)");
2113 r = migrate_add_blocker(invtsc_mig_blocker, &local_err);
2114 if (r < 0) {
2115 error_report_err(local_err);
2116 return r;
2117 }
2118 }
2119 }
2120
2121 if (cpu->vmware_cpuid_freq
2122 /* Guests depend on 0x40000000 to detect this feature, so only expose
2123 * it if KVM exposes leaf 0x40000000. (Conflicts with Hyper-V) */
2124 && cpu->expose_kvm
2125 && kvm_base == KVM_CPUID_SIGNATURE
2126 /* TSC clock must be stable and known for this feature. */
2127 && tsc_is_stable_and_known(env)) {
2128
2129 c = &cpuid_data.entries[cpuid_i++];
2130 c->function = KVM_CPUID_SIGNATURE | 0x10;
2131 c->eax = env->tsc_khz;
2132 c->ebx = env->apic_bus_freq / 1000; /* Hz to KHz */
2133 c->ecx = c->edx = 0;
2134
2135 c = cpuid_find_entry(&cpuid_data.cpuid, kvm_base, 0);
2136 c->eax = MAX(c->eax, KVM_CPUID_SIGNATURE | 0x10);
2137 }
2138
2139 cpuid_data.cpuid.nent = cpuid_i;
2140
2141 cpuid_data.cpuid.padding = 0;
2142 r = kvm_vcpu_ioctl(cs, KVM_SET_CPUID2, &cpuid_data);
2143 if (r) {
2144 goto fail;
2145 }
2146 kvm_init_xsave(env);
2147
2148 max_nested_state_len = kvm_max_nested_state_length();
2149 if (max_nested_state_len > 0) {
2150 assert(max_nested_state_len >= offsetof(struct kvm_nested_state, data));
2151
2152 if (cpu_has_vmx(env) || cpu_has_svm(env)) {
2153 env->nested_state = g_malloc0(max_nested_state_len);
2154 env->nested_state->size = max_nested_state_len;
2155
2156 kvm_init_nested_state(env);
2157 }
2158 }
2159
2160 cpu->kvm_msr_buf = g_malloc0(MSR_BUF_SIZE);
2161
2162 if (!(env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_RDTSCP)) {
2163 has_msr_tsc_aux = false;
2164 }
2165
2166 kvm_init_msrs(cpu);
2167
2168 return 0;
2169
2170 fail:
2171 migrate_del_blocker(invtsc_mig_blocker);
2172
2173 return r;
2174 }
2175
2176 int kvm_arch_destroy_vcpu(CPUState *cs)
2177 {
2178 X86CPU *cpu = X86_CPU(cs);
2179 CPUX86State *env = &cpu->env;
2180
2181 g_free(env->xsave_buf);
2182
2183 g_free(cpu->kvm_msr_buf);
2184 cpu->kvm_msr_buf = NULL;
2185
2186 g_free(env->nested_state);
2187 env->nested_state = NULL;
2188
2189 qemu_del_vm_change_state_handler(cpu->vmsentry);
2190
2191 return 0;
2192 }
2193
2194 void kvm_arch_reset_vcpu(X86CPU *cpu)
2195 {
2196 CPUX86State *env = &cpu->env;
2197
2198 env->xcr0 = 1;
2199 if (kvm_irqchip_in_kernel()) {
2200 env->mp_state = cpu_is_bsp(cpu) ? KVM_MP_STATE_RUNNABLE :
2201 KVM_MP_STATE_UNINITIALIZED;
2202 } else {
2203 env->mp_state = KVM_MP_STATE_RUNNABLE;
2204 }
2205
2206 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC)) {
2207 int i;
2208 for (i = 0; i < ARRAY_SIZE(env->msr_hv_synic_sint); i++) {
2209 env->msr_hv_synic_sint[i] = HV_SINT_MASKED;
2210 }
2211
2212 hyperv_x86_synic_reset(cpu);
2213 }
2214 /* enabled by default */
2215 env->poll_control_msr = 1;
2216
2217 kvm_init_nested_state(env);
2218
2219 sev_es_set_reset_vector(CPU(cpu));
2220 }
2221
2222 void kvm_arch_do_init_vcpu(X86CPU *cpu)
2223 {
2224 CPUX86State *env = &cpu->env;
2225
2226 /* APs get directly into wait-for-SIPI state. */
2227 if (env->mp_state == KVM_MP_STATE_UNINITIALIZED) {
2228 env->mp_state = KVM_MP_STATE_INIT_RECEIVED;
2229 }
2230 }
2231
2232 static int kvm_get_supported_feature_msrs(KVMState *s)
2233 {
2234 int ret = 0;
2235
2236 if (kvm_feature_msrs != NULL) {
2237 return 0;
2238 }
2239
2240 if (!kvm_check_extension(s, KVM_CAP_GET_MSR_FEATURES)) {
2241 return 0;
2242 }
2243
2244 struct kvm_msr_list msr_list;
2245
2246 msr_list.nmsrs = 0;
2247 ret = kvm_ioctl(s, KVM_GET_MSR_FEATURE_INDEX_LIST, &msr_list);
2248 if (ret < 0 && ret != -E2BIG) {
2249 error_report("Fetch KVM feature MSR list failed: %s",
2250 strerror(-ret));
2251 return ret;
2252 }
2253
2254 assert(msr_list.nmsrs > 0);
2255 kvm_feature_msrs = (struct kvm_msr_list *) \
2256 g_malloc0(sizeof(msr_list) +
2257 msr_list.nmsrs * sizeof(msr_list.indices[0]));
2258
2259 kvm_feature_msrs->nmsrs = msr_list.nmsrs;
2260 ret = kvm_ioctl(s, KVM_GET_MSR_FEATURE_INDEX_LIST, kvm_feature_msrs);
2261
2262 if (ret < 0) {
2263 error_report("Fetch KVM feature MSR list failed: %s",
2264 strerror(-ret));
2265 g_free(kvm_feature_msrs);
2266 kvm_feature_msrs = NULL;
2267 return ret;
2268 }
2269
2270 return 0;
2271 }
2272
2273 static int kvm_get_supported_msrs(KVMState *s)
2274 {
2275 int ret = 0;
2276 struct kvm_msr_list msr_list, *kvm_msr_list;
2277
2278 /*
2279 * Obtain MSR list from KVM. These are the MSRs that we must
2280 * save/restore.
2281 */
2282 msr_list.nmsrs = 0;
2283 ret = kvm_ioctl(s, KVM_GET_MSR_INDEX_LIST, &msr_list);
2284 if (ret < 0 && ret != -E2BIG) {
2285 return ret;
2286 }
2287 /*
2288 * Old kernel modules had a bug and could write beyond the provided
2289 * memory. Allocate at least a safe amount of 1K.
2290 */
2291 kvm_msr_list = g_malloc0(MAX(1024, sizeof(msr_list) +
2292 msr_list.nmsrs *
2293 sizeof(msr_list.indices[0])));
2294
2295 kvm_msr_list->nmsrs = msr_list.nmsrs;
2296 ret = kvm_ioctl(s, KVM_GET_MSR_INDEX_LIST, kvm_msr_list);
2297 if (ret >= 0) {
2298 int i;
2299
2300 for (i = 0; i < kvm_msr_list->nmsrs; i++) {
2301 switch (kvm_msr_list->indices[i]) {
2302 case MSR_STAR:
2303 has_msr_star = true;
2304 break;
2305 case MSR_VM_HSAVE_PA:
2306 has_msr_hsave_pa = true;
2307 break;
2308 case MSR_TSC_AUX:
2309 has_msr_tsc_aux = true;
2310 break;
2311 case MSR_TSC_ADJUST:
2312 has_msr_tsc_adjust = true;
2313 break;
2314 case MSR_IA32_TSCDEADLINE:
2315 has_msr_tsc_deadline = true;
2316 break;
2317 case MSR_IA32_SMBASE:
2318 has_msr_smbase = true;
2319 break;
2320 case MSR_SMI_COUNT:
2321 has_msr_smi_count = true;
2322 break;
2323 case MSR_IA32_MISC_ENABLE:
2324 has_msr_misc_enable = true;
2325 break;
2326 case MSR_IA32_BNDCFGS:
2327 has_msr_bndcfgs = true;
2328 break;
2329 case MSR_IA32_XSS:
2330 has_msr_xss = true;
2331 break;
2332 case MSR_IA32_UMWAIT_CONTROL:
2333 has_msr_umwait = true;
2334 break;
2335 case HV_X64_MSR_CRASH_CTL:
2336 has_msr_hv_crash = true;
2337 break;
2338 case HV_X64_MSR_RESET:
2339 has_msr_hv_reset = true;
2340 break;
2341 case HV_X64_MSR_VP_INDEX:
2342 has_msr_hv_vpindex = true;
2343 break;
2344 case HV_X64_MSR_VP_RUNTIME:
2345 has_msr_hv_runtime = true;
2346 break;
2347 case HV_X64_MSR_SCONTROL:
2348 has_msr_hv_synic = true;
2349 break;
2350 case HV_X64_MSR_STIMER0_CONFIG:
2351 has_msr_hv_stimer = true;
2352 break;
2353 case HV_X64_MSR_TSC_FREQUENCY:
2354 has_msr_hv_frequencies = true;
2355 break;
2356 case HV_X64_MSR_REENLIGHTENMENT_CONTROL:
2357 has_msr_hv_reenlightenment = true;
2358 break;
2359 case HV_X64_MSR_SYNDBG_OPTIONS:
2360 has_msr_hv_syndbg_options = true;
2361 break;
2362 case MSR_IA32_SPEC_CTRL:
2363 has_msr_spec_ctrl = true;
2364 break;
2365 case MSR_AMD64_TSC_RATIO:
2366 has_tsc_scale_msr = true;
2367 break;
2368 case MSR_IA32_TSX_CTRL:
2369 has_msr_tsx_ctrl = true;
2370 break;
2371 case MSR_VIRT_SSBD:
2372 has_msr_virt_ssbd = true;
2373 break;
2374 case MSR_IA32_ARCH_CAPABILITIES:
2375 has_msr_arch_capabs = true;
2376 break;
2377 case MSR_IA32_CORE_CAPABILITY:
2378 has_msr_core_capabs = true;
2379 break;
2380 case MSR_IA32_PERF_CAPABILITIES:
2381 has_msr_perf_capabs = true;
2382 break;
2383 case MSR_IA32_VMX_VMFUNC:
2384 has_msr_vmx_vmfunc = true;
2385 break;
2386 case MSR_IA32_UCODE_REV:
2387 has_msr_ucode_rev = true;
2388 break;
2389 case MSR_IA32_VMX_PROCBASED_CTLS2:
2390 has_msr_vmx_procbased_ctls2 = true;
2391 break;
2392 case MSR_IA32_PKRS:
2393 has_msr_pkrs = true;
2394 break;
2395 }
2396 }
2397 }
2398
2399 g_free(kvm_msr_list);
2400
2401 return ret;
2402 }
2403
2404 static Notifier smram_machine_done;
2405 static KVMMemoryListener smram_listener;
2406 static AddressSpace smram_address_space;
2407 static MemoryRegion smram_as_root;
2408 static MemoryRegion smram_as_mem;
2409
2410 static void register_smram_listener(Notifier *n, void *unused)
2411 {
2412 MemoryRegion *smram =
2413 (MemoryRegion *) object_resolve_path("/machine/smram", NULL);
2414
2415 /* Outer container... */
2416 memory_region_init(&smram_as_root, OBJECT(kvm_state), "mem-container-smram", ~0ull);
2417 memory_region_set_enabled(&smram_as_root, true);
2418
2419 /* ... with two regions inside: normal system memory with low
2420 * priority, and...
2421 */
2422 memory_region_init_alias(&smram_as_mem, OBJECT(kvm_state), "mem-smram",
2423 get_system_memory(), 0, ~0ull);
2424 memory_region_add_subregion_overlap(&smram_as_root, 0, &smram_as_mem, 0);
2425 memory_region_set_enabled(&smram_as_mem, true);
2426
2427 if (smram) {
2428 /* ... SMRAM with higher priority */
2429 memory_region_add_subregion_overlap(&smram_as_root, 0, smram, 10);
2430 memory_region_set_enabled(smram, true);
2431 }
2432
2433 address_space_init(&smram_address_space, &smram_as_root, "KVM-SMRAM");
2434 kvm_memory_listener_register(kvm_state, &smram_listener,
2435 &smram_address_space, 1, "kvm-smram");
2436 }
2437
2438 int kvm_arch_init(MachineState *ms, KVMState *s)
2439 {
2440 uint64_t identity_base = 0xfffbc000;
2441 uint64_t shadow_mem;
2442 int ret;
2443 struct utsname utsname;
2444 Error *local_err = NULL;
2445
2446 /*
2447 * Initialize SEV context, if required
2448 *
2449 * If no memory encryption is requested (ms->cgs == NULL) this is
2450 * a no-op.
2451 *
2452 * It's also a no-op if a non-SEV confidential guest support
2453 * mechanism is selected. SEV is the only mechanism available to
2454 * select on x86 at present, so this doesn't arise, but if new
2455 * mechanisms are supported in future (e.g. TDX), they'll need
2456 * their own initialization either here or elsewhere.
2457 */
2458 ret = sev_kvm_init(ms->cgs, &local_err);
2459 if (ret < 0) {
2460 error_report_err(local_err);
2461 return ret;
2462 }
2463
2464 if (!kvm_check_extension(s, KVM_CAP_IRQ_ROUTING)) {
2465 error_report("kvm: KVM_CAP_IRQ_ROUTING not supported by KVM");
2466 return -ENOTSUP;
2467 }
2468
2469 has_xsave = kvm_check_extension(s, KVM_CAP_XSAVE);
2470 has_xcrs = kvm_check_extension(s, KVM_CAP_XCRS);
2471 has_pit_state2 = kvm_check_extension(s, KVM_CAP_PIT_STATE2);
2472 has_sregs2 = kvm_check_extension(s, KVM_CAP_SREGS2) > 0;
2473
2474 hv_vpindex_settable = kvm_check_extension(s, KVM_CAP_HYPERV_VP_INDEX);
2475
2476 has_exception_payload = kvm_check_extension(s, KVM_CAP_EXCEPTION_PAYLOAD);
2477 if (has_exception_payload) {
2478 ret = kvm_vm_enable_cap(s, KVM_CAP_EXCEPTION_PAYLOAD, 0, true);
2479 if (ret < 0) {
2480 error_report("kvm: Failed to enable exception payload cap: %s",
2481 strerror(-ret));
2482 return ret;
2483 }
2484 }
2485
2486 has_triple_fault_event = kvm_check_extension(s, KVM_CAP_X86_TRIPLE_FAULT_EVENT);
2487 if (has_triple_fault_event) {
2488 ret = kvm_vm_enable_cap(s, KVM_CAP_X86_TRIPLE_FAULT_EVENT, 0, true);
2489 if (ret < 0) {
2490 error_report("kvm: Failed to enable triple fault event cap: %s",
2491 strerror(-ret));
2492 return ret;
2493 }
2494 }
2495
2496 ret = kvm_get_supported_msrs(s);
2497 if (ret < 0) {
2498 return ret;
2499 }
2500
2501 kvm_get_supported_feature_msrs(s);
2502
2503 uname(&utsname);
2504 lm_capable_kernel = strcmp(utsname.machine, "x86_64") == 0;
2505
2506 /*
2507 * On older Intel CPUs, KVM uses vm86 mode to emulate 16-bit code directly.
2508 * In order to use vm86 mode, an EPT identity map and a TSS are needed.
2509 * Since these must be part of guest physical memory, we need to allocate
2510 * them, both by setting their start addresses in the kernel and by
2511 * creating a corresponding e820 entry. We need 4 pages before the BIOS.
2512 *
2513 * Older KVM versions may not support setting the identity map base. In
2514 * that case we need to stick with the default, i.e. a 256K maximum BIOS
2515 * size.
2516 */
2517 if (kvm_check_extension(s, KVM_CAP_SET_IDENTITY_MAP_ADDR)) {
2518 /* Allows up to 16M BIOSes. */
2519 identity_base = 0xfeffc000;
2520
2521 ret = kvm_vm_ioctl(s, KVM_SET_IDENTITY_MAP_ADDR, &identity_base);
2522 if (ret < 0) {
2523 return ret;
2524 }
2525 }
2526
2527 /* Set TSS base one page after EPT identity map. */
2528 ret = kvm_vm_ioctl(s, KVM_SET_TSS_ADDR, identity_base + 0x1000);
2529 if (ret < 0) {
2530 return ret;
2531 }
2532
2533 /* Tell fw_cfg to notify the BIOS to reserve the range. */
2534 ret = e820_add_entry(identity_base, 0x4000, E820_RESERVED);
2535 if (ret < 0) {
2536 fprintf(stderr, "e820_add_entry() table is full\n");
2537 return ret;
2538 }
2539
2540 shadow_mem = object_property_get_int(OBJECT(s), "kvm-shadow-mem", &error_abort);
2541 if (shadow_mem != -1) {
2542 shadow_mem /= 4096;
2543 ret = kvm_vm_ioctl(s, KVM_SET_NR_MMU_PAGES, shadow_mem);
2544 if (ret < 0) {
2545 return ret;
2546 }
2547 }
2548
2549 if (kvm_check_extension(s, KVM_CAP_X86_SMM) &&
2550 object_dynamic_cast(OBJECT(ms), TYPE_X86_MACHINE) &&
2551 x86_machine_is_smm_enabled(X86_MACHINE(ms))) {
2552 smram_machine_done.notify = register_smram_listener;
2553 qemu_add_machine_init_done_notifier(&smram_machine_done);
2554 }
2555
2556 if (enable_cpu_pm) {
2557 int disable_exits = kvm_check_extension(s, KVM_CAP_X86_DISABLE_EXITS);
2558 int ret;
2559
2560 /* Work around for kernel header with a typo. TODO: fix header and drop. */
2561 #if defined(KVM_X86_DISABLE_EXITS_HTL) && !defined(KVM_X86_DISABLE_EXITS_HLT)
2562 #define KVM_X86_DISABLE_EXITS_HLT KVM_X86_DISABLE_EXITS_HTL
2563 #endif
2564 if (disable_exits) {
2565 disable_exits &= (KVM_X86_DISABLE_EXITS_MWAIT |
2566 KVM_X86_DISABLE_EXITS_HLT |
2567 KVM_X86_DISABLE_EXITS_PAUSE |
2568 KVM_X86_DISABLE_EXITS_CSTATE);
2569 }
2570
2571 ret = kvm_vm_enable_cap(s, KVM_CAP_X86_DISABLE_EXITS, 0,
2572 disable_exits);
2573 if (ret < 0) {
2574 error_report("kvm: guest stopping CPU not supported: %s",
2575 strerror(-ret));
2576 }
2577 }
2578
2579 if (object_dynamic_cast(OBJECT(ms), TYPE_X86_MACHINE)) {
2580 X86MachineState *x86ms = X86_MACHINE(ms);
2581
2582 if (x86ms->bus_lock_ratelimit > 0) {
2583 ret = kvm_check_extension(s, KVM_CAP_X86_BUS_LOCK_EXIT);
2584 if (!(ret & KVM_BUS_LOCK_DETECTION_EXIT)) {
2585 error_report("kvm: bus lock detection unsupported");
2586 return -ENOTSUP;
2587 }
2588 ret = kvm_vm_enable_cap(s, KVM_CAP_X86_BUS_LOCK_EXIT, 0,
2589 KVM_BUS_LOCK_DETECTION_EXIT);
2590 if (ret < 0) {
2591 error_report("kvm: Failed to enable bus lock detection cap: %s",
2592 strerror(-ret));
2593 return ret;
2594 }
2595 ratelimit_init(&bus_lock_ratelimit_ctrl);
2596 ratelimit_set_speed(&bus_lock_ratelimit_ctrl,
2597 x86ms->bus_lock_ratelimit, BUS_LOCK_SLICE_TIME);
2598 }
2599 }
2600
2601 if (s->notify_vmexit != NOTIFY_VMEXIT_OPTION_DISABLE &&
2602 kvm_check_extension(s, KVM_CAP_X86_NOTIFY_VMEXIT)) {
2603 uint64_t notify_window_flags =
2604 ((uint64_t)s->notify_window << 32) |
2605 KVM_X86_NOTIFY_VMEXIT_ENABLED |
2606 KVM_X86_NOTIFY_VMEXIT_USER;
2607 ret = kvm_vm_enable_cap(s, KVM_CAP_X86_NOTIFY_VMEXIT, 0,
2608 notify_window_flags);
2609 if (ret < 0) {
2610 error_report("kvm: Failed to enable notify vmexit cap: %s",
2611 strerror(-ret));
2612 return ret;
2613 }
2614 }
2615 if (kvm_vm_check_extension(s, KVM_CAP_X86_USER_SPACE_MSR)) {
2616 ret = kvm_vm_enable_cap(s, KVM_CAP_X86_USER_SPACE_MSR, 0,
2617 KVM_MSR_EXIT_REASON_FILTER);
2618 if (ret) {
2619 error_report("Could not enable user space MSRs: %s",
2620 strerror(-ret));
2621 exit(1);
2622 }
2623 }
2624
2625 return 0;
2626 }
2627
2628 static void set_v8086_seg(struct kvm_segment *lhs, const SegmentCache *rhs)
2629 {
2630 lhs->selector = rhs->selector;
2631 lhs->base = rhs->base;
2632 lhs->limit = rhs->limit;
2633 lhs->type = 3;
2634 lhs->present = 1;
2635 lhs->dpl = 3;
2636 lhs->db = 0;
2637 lhs->s = 1;
2638 lhs->l = 0;
2639 lhs->g = 0;
2640 lhs->avl = 0;
2641 lhs->unusable = 0;
2642 }
2643
2644 static void set_seg(struct kvm_segment *lhs, const SegmentCache *rhs)
2645 {
2646 unsigned flags = rhs->flags;
2647 lhs->selector = rhs->selector;
2648 lhs->base = rhs->base;
2649 lhs->limit = rhs->limit;
2650 lhs->type = (flags >> DESC_TYPE_SHIFT) & 15;
2651 lhs->present = (flags & DESC_P_MASK) != 0;
2652 lhs->dpl = (flags >> DESC_DPL_SHIFT) & 3;
2653 lhs->db = (flags >> DESC_B_SHIFT) & 1;
2654 lhs->s = (flags & DESC_S_MASK) != 0;
2655 lhs->l = (flags >> DESC_L_SHIFT) & 1;
2656 lhs->g = (flags & DESC_G_MASK) != 0;
2657 lhs->avl = (flags & DESC_AVL_MASK) != 0;
2658 lhs->unusable = !lhs->present;
2659 lhs->padding = 0;
2660 }
2661
2662 static void get_seg(SegmentCache *lhs, const struct kvm_segment *rhs)
2663 {
2664 lhs->selector = rhs->selector;
2665 lhs->base = rhs->base;
2666 lhs->limit = rhs->limit;
2667 lhs->flags = (rhs->type << DESC_TYPE_SHIFT) |
2668 ((rhs->present && !rhs->unusable) * DESC_P_MASK) |
2669 (rhs->dpl << DESC_DPL_SHIFT) |
2670 (rhs->db << DESC_B_SHIFT) |
2671 (rhs->s * DESC_S_MASK) |
2672 (rhs->l << DESC_L_SHIFT) |
2673 (rhs->g * DESC_G_MASK) |
2674 (rhs->avl * DESC_AVL_MASK);
2675 }
2676
2677 static void kvm_getput_reg(__u64 *kvm_reg, target_ulong *qemu_reg, int set)
2678 {
2679 if (set) {
2680 *kvm_reg = *qemu_reg;
2681 } else {
2682 *qemu_reg = *kvm_reg;
2683 }
2684 }
2685
2686 static int kvm_getput_regs(X86CPU *cpu, int set)
2687 {
2688 CPUX86State *env = &cpu->env;
2689 struct kvm_regs regs;
2690 int ret = 0;
2691
2692 if (!set) {
2693 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_REGS, &regs);
2694 if (ret < 0) {
2695 return ret;
2696 }
2697 }
2698
2699 kvm_getput_reg(&regs.rax, &env->regs[R_EAX], set);
2700 kvm_getput_reg(&regs.rbx, &env->regs[R_EBX], set);
2701 kvm_getput_reg(&regs.rcx, &env->regs[R_ECX], set);
2702 kvm_getput_reg(&regs.rdx, &env->regs[R_EDX], set);
2703 kvm_getput_reg(&regs.rsi, &env->regs[R_ESI], set);
2704 kvm_getput_reg(&regs.rdi, &env->regs[R_EDI], set);
2705 kvm_getput_reg(&regs.rsp, &env->regs[R_ESP], set);
2706 kvm_getput_reg(&regs.rbp, &env->regs[R_EBP], set);
2707 #ifdef TARGET_X86_64
2708 kvm_getput_reg(&regs.r8, &env->regs[8], set);
2709 kvm_getput_reg(&regs.r9, &env->regs[9], set);
2710 kvm_getput_reg(&regs.r10, &env->regs[10], set);
2711 kvm_getput_reg(&regs.r11, &env->regs[11], set);
2712 kvm_getput_reg(&regs.r12, &env->regs[12], set);
2713 kvm_getput_reg(&regs.r13, &env->regs[13], set);
2714 kvm_getput_reg(&regs.r14, &env->regs[14], set);
2715 kvm_getput_reg(&regs.r15, &env->regs[15], set);
2716 #endif
2717
2718 kvm_getput_reg(&regs.rflags, &env->eflags, set);
2719 kvm_getput_reg(&regs.rip, &env->eip, set);
2720
2721 if (set) {
2722 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_REGS, &regs);
2723 }
2724
2725 return ret;
2726 }
2727
2728 static int kvm_put_fpu(X86CPU *cpu)
2729 {
2730 CPUX86State *env = &cpu->env;
2731 struct kvm_fpu fpu;
2732 int i;
2733
2734 memset(&fpu, 0, sizeof fpu);
2735 fpu.fsw = env->fpus & ~(7 << 11);
2736 fpu.fsw |= (env->fpstt & 7) << 11;
2737 fpu.fcw = env->fpuc;
2738 fpu.last_opcode = env->fpop;
2739 fpu.last_ip = env->fpip;
2740 fpu.last_dp = env->fpdp;
2741 for (i = 0; i < 8; ++i) {
2742 fpu.ftwx |= (!env->fptags[i]) << i;
2743 }
2744 memcpy(fpu.fpr, env->fpregs, sizeof env->fpregs);
2745 for (i = 0; i < CPU_NB_REGS; i++) {
2746 stq_p(&fpu.xmm[i][0], env->xmm_regs[i].ZMM_Q(0));
2747 stq_p(&fpu.xmm[i][8], env->xmm_regs[i].ZMM_Q(1));
2748 }
2749 fpu.mxcsr = env->mxcsr;
2750
2751 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_FPU, &fpu);
2752 }
2753
2754 static int kvm_put_xsave(X86CPU *cpu)
2755 {
2756 CPUX86State *env = &cpu->env;
2757 void *xsave = env->xsave_buf;
2758
2759 if (!has_xsave) {
2760 return kvm_put_fpu(cpu);
2761 }
2762 x86_cpu_xsave_all_areas(cpu, xsave, env->xsave_buf_len);
2763
2764 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_XSAVE, xsave);
2765 }
2766
2767 static int kvm_put_xcrs(X86CPU *cpu)
2768 {
2769 CPUX86State *env = &cpu->env;
2770 struct kvm_xcrs xcrs = {};
2771
2772 if (!has_xcrs) {
2773 return 0;
2774 }
2775
2776 xcrs.nr_xcrs = 1;
2777 xcrs.flags = 0;
2778 xcrs.xcrs[0].xcr = 0;
2779 xcrs.xcrs[0].value = env->xcr0;
2780 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_XCRS, &xcrs);
2781 }
2782
2783 static int kvm_put_sregs(X86CPU *cpu)
2784 {
2785 CPUX86State *env = &cpu->env;
2786 struct kvm_sregs sregs;
2787
2788 /*
2789 * The interrupt_bitmap is ignored because KVM_SET_SREGS is
2790 * always followed by KVM_SET_VCPU_EVENTS.
2791 */
2792 memset(sregs.interrupt_bitmap, 0, sizeof(sregs.interrupt_bitmap));
2793
2794 if ((env->eflags & VM_MASK)) {
2795 set_v8086_seg(&sregs.cs, &env->segs[R_CS]);
2796 set_v8086_seg(&sregs.ds, &env->segs[R_DS]);
2797 set_v8086_seg(&sregs.es, &env->segs[R_ES]);
2798 set_v8086_seg(&sregs.fs, &env->segs[R_FS]);
2799 set_v8086_seg(&sregs.gs, &env->segs[R_GS]);
2800 set_v8086_seg(&sregs.ss, &env->segs[R_SS]);
2801 } else {
2802 set_seg(&sregs.cs, &env->segs[R_CS]);
2803 set_seg(&sregs.ds, &env->segs[R_DS]);
2804 set_seg(&sregs.es, &env->segs[R_ES]);
2805 set_seg(&sregs.fs, &env->segs[R_FS]);
2806 set_seg(&sregs.gs, &env->segs[R_GS]);
2807 set_seg(&sregs.ss, &env->segs[R_SS]);
2808 }
2809
2810 set_seg(&sregs.tr, &env->tr);
2811 set_seg(&sregs.ldt, &env->ldt);
2812
2813 sregs.idt.limit = env->idt.limit;
2814 sregs.idt.base = env->idt.base;
2815 memset(sregs.idt.padding, 0, sizeof sregs.idt.padding);
2816 sregs.gdt.limit = env->gdt.limit;
2817 sregs.gdt.base = env->gdt.base;
2818 memset(sregs.gdt.padding, 0, sizeof sregs.gdt.padding);
2819
2820 sregs.cr0 = env->cr[0];
2821 sregs.cr2 = env->cr[2];
2822 sregs.cr3 = env->cr[3];
2823 sregs.cr4 = env->cr[4];
2824
2825 sregs.cr8 = cpu_get_apic_tpr(cpu->apic_state);
2826 sregs.apic_base = cpu_get_apic_base(cpu->apic_state);
2827
2828 sregs.efer = env->efer;
2829
2830 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_SREGS, &sregs);
2831 }
2832
2833 static int kvm_put_sregs2(X86CPU *cpu)
2834 {
2835 CPUX86State *env = &cpu->env;
2836 struct kvm_sregs2 sregs;
2837 int i;
2838
2839 sregs.flags = 0;
2840
2841 if ((env->eflags & VM_MASK)) {
2842 set_v8086_seg(&sregs.cs, &env->segs[R_CS]);
2843 set_v8086_seg(&sregs.ds, &env->segs[R_DS]);
2844 set_v8086_seg(&sregs.es, &env->segs[R_ES]);
2845 set_v8086_seg(&sregs.fs, &env->segs[R_FS]);
2846 set_v8086_seg(&sregs.gs, &env->segs[R_GS]);
2847 set_v8086_seg(&sregs.ss, &env->segs[R_SS]);
2848 } else {
2849 set_seg(&sregs.cs, &env->segs[R_CS]);
2850 set_seg(&sregs.ds, &env->segs[R_DS]);
2851 set_seg(&sregs.es, &env->segs[R_ES]);
2852 set_seg(&sregs.fs, &env->segs[R_FS]);
2853 set_seg(&sregs.gs, &env->segs[R_GS]);
2854 set_seg(&sregs.ss, &env->segs[R_SS]);
2855 }
2856
2857 set_seg(&sregs.tr, &env->tr);
2858 set_seg(&sregs.ldt, &env->ldt);
2859
2860 sregs.idt.limit = env->idt.limit;
2861 sregs.idt.base = env->idt.base;
2862 memset(sregs.idt.padding, 0, sizeof sregs.idt.padding);
2863 sregs.gdt.limit = env->gdt.limit;
2864 sregs.gdt.base = env->gdt.base;
2865 memset(sregs.gdt.padding, 0, sizeof sregs.gdt.padding);
2866
2867 sregs.cr0 = env->cr[0];
2868 sregs.cr2 = env->cr[2];
2869 sregs.cr3 = env->cr[3];
2870 sregs.cr4 = env->cr[4];
2871
2872 sregs.cr8 = cpu_get_apic_tpr(cpu->apic_state);
2873 sregs.apic_base = cpu_get_apic_base(cpu->apic_state);
2874
2875 sregs.efer = env->efer;
2876
2877 if (env->pdptrs_valid) {
2878 for (i = 0; i < 4; i++) {
2879 sregs.pdptrs[i] = env->pdptrs[i];
2880 }
2881 sregs.flags |= KVM_SREGS2_FLAGS_PDPTRS_VALID;
2882 }
2883
2884 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_SREGS2, &sregs);
2885 }
2886
2887
2888 static void kvm_msr_buf_reset(X86CPU *cpu)
2889 {
2890 memset(cpu->kvm_msr_buf, 0, MSR_BUF_SIZE);
2891 }
2892
2893 static void kvm_msr_entry_add(X86CPU *cpu, uint32_t index, uint64_t value)
2894 {
2895 struct kvm_msrs *msrs = cpu->kvm_msr_buf;
2896 void *limit = ((void *)msrs) + MSR_BUF_SIZE;
2897 struct kvm_msr_entry *entry = &msrs->entries[msrs->nmsrs];
2898
2899 assert((void *)(entry + 1) <= limit);
2900
2901 entry->index = index;
2902 entry->reserved = 0;
2903 entry->data = value;
2904 msrs->nmsrs++;
2905 }
2906
2907 static int kvm_put_one_msr(X86CPU *cpu, int index, uint64_t value)
2908 {
2909 kvm_msr_buf_reset(cpu);
2910 kvm_msr_entry_add(cpu, index, value);
2911
2912 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MSRS, cpu->kvm_msr_buf);
2913 }
2914
2915 static int kvm_get_one_msr(X86CPU *cpu, int index, uint64_t *value)
2916 {
2917 int ret;
2918 struct {
2919 struct kvm_msrs info;
2920 struct kvm_msr_entry entries[1];
2921 } msr_data = {
2922 .info.nmsrs = 1,
2923 .entries[0].index = index,
2924 };
2925
2926 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_MSRS, &msr_data);
2927 if (ret < 0) {
2928 return ret;
2929 }
2930 assert(ret == 1);
2931 *value = msr_data.entries[0].data;
2932 return ret;
2933 }
2934 void kvm_put_apicbase(X86CPU *cpu, uint64_t value)
2935 {
2936 int ret;
2937
2938 ret = kvm_put_one_msr(cpu, MSR_IA32_APICBASE, value);
2939 assert(ret == 1);
2940 }
2941
2942 static int kvm_put_tscdeadline_msr(X86CPU *cpu)
2943 {
2944 CPUX86State *env = &cpu->env;
2945 int ret;
2946
2947 if (!has_msr_tsc_deadline) {
2948 return 0;
2949 }
2950
2951 ret = kvm_put_one_msr(cpu, MSR_IA32_TSCDEADLINE, env->tsc_deadline);
2952 if (ret < 0) {
2953 return ret;
2954 }
2955
2956 assert(ret == 1);
2957 return 0;
2958 }
2959
2960 /*
2961 * Provide a separate write service for the feature control MSR in order to
2962 * kick the VCPU out of VMXON or even guest mode on reset. This has to be done
2963 * before writing any other state because forcibly leaving nested mode
2964 * invalidates the VCPU state.
2965 */
2966 static int kvm_put_msr_feature_control(X86CPU *cpu)
2967 {
2968 int ret;
2969
2970 if (!has_msr_feature_control) {
2971 return 0;
2972 }
2973
2974 ret = kvm_put_one_msr(cpu, MSR_IA32_FEATURE_CONTROL,
2975 cpu->env.msr_ia32_feature_control);
2976 if (ret < 0) {
2977 return ret;
2978 }
2979
2980 assert(ret == 1);
2981 return 0;
2982 }
2983
2984 static uint64_t make_vmx_msr_value(uint32_t index, uint32_t features)
2985 {
2986 uint32_t default1, can_be_one, can_be_zero;
2987 uint32_t must_be_one;
2988
2989 switch (index) {
2990 case MSR_IA32_VMX_TRUE_PINBASED_CTLS:
2991 default1 = 0x00000016;
2992 break;
2993 case MSR_IA32_VMX_TRUE_PROCBASED_CTLS:
2994 default1 = 0x0401e172;
2995 break;
2996 case MSR_IA32_VMX_TRUE_ENTRY_CTLS:
2997 default1 = 0x000011ff;
2998 break;
2999 case MSR_IA32_VMX_TRUE_EXIT_CTLS:
3000 default1 = 0x00036dff;
3001 break;
3002 case MSR_IA32_VMX_PROCBASED_CTLS2:
3003 default1 = 0;
3004 break;
3005 default:
3006 abort();
3007 }
3008
3009 /* If a feature bit is set, the control can be either set or clear.
3010 * Otherwise the value is limited to either 0 or 1 by default1.
3011 */
3012 can_be_one = features | default1;
3013 can_be_zero = features | ~default1;
3014 must_be_one = ~can_be_zero;
3015
3016 /*
3017 * Bit 0:31 -> 0 if the control bit can be zero (i.e. 1 if it must be one).
3018 * Bit 32:63 -> 1 if the control bit can be one.
3019 */
3020 return must_be_one | (((uint64_t)can_be_one) << 32);
3021 }
3022
3023 static void kvm_msr_entry_add_vmx(X86CPU *cpu, FeatureWordArray f)
3024 {
3025 uint64_t kvm_vmx_basic =
3026 kvm_arch_get_supported_msr_feature(kvm_state,
3027 MSR_IA32_VMX_BASIC);
3028
3029 if (!kvm_vmx_basic) {
3030 /* If the kernel doesn't support VMX feature (kvm_intel.nested=0),
3031 * then kvm_vmx_basic will be 0 and KVM_SET_MSR will fail.
3032 */
3033 return;
3034 }
3035
3036 uint64_t kvm_vmx_misc =
3037 kvm_arch_get_supported_msr_feature(kvm_state,
3038 MSR_IA32_VMX_MISC);
3039 uint64_t kvm_vmx_ept_vpid =
3040 kvm_arch_get_supported_msr_feature(kvm_state,
3041 MSR_IA32_VMX_EPT_VPID_CAP);
3042
3043 /*
3044 * If the guest is 64-bit, a value of 1 is allowed for the host address
3045 * space size vmexit control.
3046 */
3047 uint64_t fixed_vmx_exit = f[FEAT_8000_0001_EDX] & CPUID_EXT2_LM
3048 ? (uint64_t)VMX_VM_EXIT_HOST_ADDR_SPACE_SIZE << 32 : 0;
3049
3050 /*
3051 * Bits 0-30, 32-44 and 50-53 come from the host. KVM should
3052 * not change them for backwards compatibility.
3053 */
3054 uint64_t fixed_vmx_basic = kvm_vmx_basic &
3055 (MSR_VMX_BASIC_VMCS_REVISION_MASK |
3056 MSR_VMX_BASIC_VMXON_REGION_SIZE_MASK |
3057 MSR_VMX_BASIC_VMCS_MEM_TYPE_MASK);
3058
3059 /*
3060 * Same for bits 0-4 and 25-27. Bits 16-24 (CR3 target count) can
3061 * change in the future but are always zero for now, clear them to be
3062 * future proof. Bits 32-63 in theory could change, though KVM does
3063 * not support dual-monitor treatment and probably never will; mask
3064 * them out as well.
3065 */
3066 uint64_t fixed_vmx_misc = kvm_vmx_misc &
3067 (MSR_VMX_MISC_PREEMPTION_TIMER_SHIFT_MASK |
3068 MSR_VMX_MISC_MAX_MSR_LIST_SIZE_MASK);
3069
3070 /*
3071 * EPT memory types should not change either, so we do not bother
3072 * adding features for them.
3073 */
3074 uint64_t fixed_vmx_ept_mask =
3075 (f[FEAT_VMX_SECONDARY_CTLS] & VMX_SECONDARY_EXEC_ENABLE_EPT ?
3076 MSR_VMX_EPT_UC | MSR_VMX_EPT_WB : 0);
3077 uint64_t fixed_vmx_ept_vpid = kvm_vmx_ept_vpid & fixed_vmx_ept_mask;
3078
3079 kvm_msr_entry_add(cpu, MSR_IA32_VMX_TRUE_PROCBASED_CTLS,
3080 make_vmx_msr_value(MSR_IA32_VMX_TRUE_PROCBASED_CTLS,
3081 f[FEAT_VMX_PROCBASED_CTLS]));
3082 kvm_msr_entry_add(cpu, MSR_IA32_VMX_TRUE_PINBASED_CTLS,
3083 make_vmx_msr_value(MSR_IA32_VMX_TRUE_PINBASED_CTLS,
3084 f[FEAT_VMX_PINBASED_CTLS]));
3085 kvm_msr_entry_add(cpu, MSR_IA32_VMX_TRUE_EXIT_CTLS,
3086 make_vmx_msr_value(MSR_IA32_VMX_TRUE_EXIT_CTLS,
3087 f[FEAT_VMX_EXIT_CTLS]) | fixed_vmx_exit);
3088 kvm_msr_entry_add(cpu, MSR_IA32_VMX_TRUE_ENTRY_CTLS,
3089 make_vmx_msr_value(MSR_IA32_VMX_TRUE_ENTRY_CTLS,
3090 f[FEAT_VMX_ENTRY_CTLS]));
3091 kvm_msr_entry_add(cpu, MSR_IA32_VMX_PROCBASED_CTLS2,
3092 make_vmx_msr_value(MSR_IA32_VMX_PROCBASED_CTLS2,
3093 f[FEAT_VMX_SECONDARY_CTLS]));
3094 kvm_msr_entry_add(cpu, MSR_IA32_VMX_EPT_VPID_CAP,
3095 f[FEAT_VMX_EPT_VPID_CAPS] | fixed_vmx_ept_vpid);
3096 kvm_msr_entry_add(cpu, MSR_IA32_VMX_BASIC,
3097 f[FEAT_VMX_BASIC] | fixed_vmx_basic);
3098 kvm_msr_entry_add(cpu, MSR_IA32_VMX_MISC,
3099 f[FEAT_VMX_MISC] | fixed_vmx_misc);
3100 if (has_msr_vmx_vmfunc) {
3101 kvm_msr_entry_add(cpu, MSR_IA32_VMX_VMFUNC, f[FEAT_VMX_VMFUNC]);
3102 }
3103
3104 /*
3105 * Just to be safe, write these with constant values. The CRn_FIXED1
3106 * MSRs are generated by KVM based on the vCPU's CPUID.
3107 */
3108 kvm_msr_entry_add(cpu, MSR_IA32_VMX_CR0_FIXED0,
3109 CR0_PE_MASK | CR0_PG_MASK | CR0_NE_MASK);
3110 kvm_msr_entry_add(cpu, MSR_IA32_VMX_CR4_FIXED0,
3111 CR4_VMXE_MASK);
3112
3113 if (f[FEAT_VMX_SECONDARY_CTLS] & VMX_SECONDARY_EXEC_TSC_SCALING) {
3114 /* TSC multiplier (0x2032). */
3115 kvm_msr_entry_add(cpu, MSR_IA32_VMX_VMCS_ENUM, 0x32);
3116 } else {
3117 /* Preemption timer (0x482E). */
3118 kvm_msr_entry_add(cpu, MSR_IA32_VMX_VMCS_ENUM, 0x2E);
3119 }
3120 }
3121
3122 static void kvm_msr_entry_add_perf(X86CPU *cpu, FeatureWordArray f)
3123 {
3124 uint64_t kvm_perf_cap =
3125 kvm_arch_get_supported_msr_feature(kvm_state,
3126 MSR_IA32_PERF_CAPABILITIES);
3127
3128 if (kvm_perf_cap) {
3129 kvm_msr_entry_add(cpu, MSR_IA32_PERF_CAPABILITIES,
3130 kvm_perf_cap & f[FEAT_PERF_CAPABILITIES]);
3131 }
3132 }
3133
3134 static int kvm_buf_set_msrs(X86CPU *cpu)
3135 {
3136 int ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MSRS, cpu->kvm_msr_buf);
3137 if (ret < 0) {
3138 return ret;
3139 }
3140
3141 if (ret < cpu->kvm_msr_buf->nmsrs) {
3142 struct kvm_msr_entry *e = &cpu->kvm_msr_buf->entries[ret];
3143 error_report("error: failed to set MSR 0x%" PRIx32 " to 0x%" PRIx64,
3144 (uint32_t)e->index, (uint64_t)e->data);
3145 }
3146
3147 assert(ret == cpu->kvm_msr_buf->nmsrs);
3148 return 0;
3149 }
3150
3151 static void kvm_init_msrs(X86CPU *cpu)
3152 {
3153 CPUX86State *env = &cpu->env;
3154
3155 kvm_msr_buf_reset(cpu);
3156 if (has_msr_arch_capabs) {
3157 kvm_msr_entry_add(cpu, MSR_IA32_ARCH_CAPABILITIES,
3158 env->features[FEAT_ARCH_CAPABILITIES]);
3159 }
3160
3161 if (has_msr_core_capabs) {
3162 kvm_msr_entry_add(cpu, MSR_IA32_CORE_CAPABILITY,
3163 env->features[FEAT_CORE_CAPABILITY]);
3164 }
3165
3166 if (has_msr_perf_capabs && cpu->enable_pmu) {
3167 kvm_msr_entry_add_perf(cpu, env->features);
3168 }
3169
3170 if (has_msr_ucode_rev) {
3171 kvm_msr_entry_add(cpu, MSR_IA32_UCODE_REV, cpu->ucode_rev);
3172 }
3173
3174 /*
3175 * Older kernels do not include VMX MSRs in KVM_GET_MSR_INDEX_LIST, but
3176 * all kernels with MSR features should have them.
3177 */
3178 if (kvm_feature_msrs && cpu_has_vmx(env)) {
3179 kvm_msr_entry_add_vmx(cpu, env->features);
3180 }
3181
3182 assert(kvm_buf_set_msrs(cpu) == 0);
3183 }
3184
3185 static int kvm_put_msrs(X86CPU *cpu, int level)
3186 {
3187 CPUX86State *env = &cpu->env;
3188 int i;
3189
3190 kvm_msr_buf_reset(cpu);
3191
3192 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_CS, env->sysenter_cs);
3193 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_ESP, env->sysenter_esp);
3194 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_EIP, env->sysenter_eip);
3195 kvm_msr_entry_add(cpu, MSR_PAT, env->pat);
3196 if (has_msr_star) {
3197 kvm_msr_entry_add(cpu, MSR_STAR, env->star);
3198 }
3199 if (has_msr_hsave_pa) {
3200 kvm_msr_entry_add(cpu, MSR_VM_HSAVE_PA, env->vm_hsave);
3201 }
3202 if (has_msr_tsc_aux) {
3203 kvm_msr_entry_add(cpu, MSR_TSC_AUX, env->tsc_aux);
3204 }
3205 if (has_msr_tsc_adjust) {
3206 kvm_msr_entry_add(cpu, MSR_TSC_ADJUST, env->tsc_adjust);
3207 }
3208 if (has_msr_misc_enable) {
3209 kvm_msr_entry_add(cpu, MSR_IA32_MISC_ENABLE,
3210 env->msr_ia32_misc_enable);
3211 }
3212 if (has_msr_smbase) {
3213 kvm_msr_entry_add(cpu, MSR_IA32_SMBASE, env->smbase);
3214 }
3215 if (has_msr_smi_count) {
3216 kvm_msr_entry_add(cpu, MSR_SMI_COUNT, env->msr_smi_count);
3217 }
3218 if (has_msr_pkrs) {
3219 kvm_msr_entry_add(cpu, MSR_IA32_PKRS, env->pkrs);
3220 }
3221 if (has_msr_bndcfgs) {
3222 kvm_msr_entry_add(cpu, MSR_IA32_BNDCFGS, env->msr_bndcfgs);
3223 }
3224 if (has_msr_xss) {
3225 kvm_msr_entry_add(cpu, MSR_IA32_XSS, env->xss);
3226 }
3227 if (has_msr_umwait) {
3228 kvm_msr_entry_add(cpu, MSR_IA32_UMWAIT_CONTROL, env->umwait);
3229 }
3230 if (has_msr_spec_ctrl) {
3231 kvm_msr_entry_add(cpu, MSR_IA32_SPEC_CTRL, env->spec_ctrl);
3232 }
3233 if (has_tsc_scale_msr) {
3234 kvm_msr_entry_add(cpu, MSR_AMD64_TSC_RATIO, env->amd_tsc_scale_msr);
3235 }
3236
3237 if (has_msr_tsx_ctrl) {
3238 kvm_msr_entry_add(cpu, MSR_IA32_TSX_CTRL, env->tsx_ctrl);
3239 }
3240 if (has_msr_virt_ssbd) {
3241 kvm_msr_entry_add(cpu, MSR_VIRT_SSBD, env->virt_ssbd);
3242 }
3243
3244 #ifdef TARGET_X86_64
3245 if (lm_capable_kernel) {
3246 kvm_msr_entry_add(cpu, MSR_CSTAR, env->cstar);
3247 kvm_msr_entry_add(cpu, MSR_KERNELGSBASE, env->kernelgsbase);
3248 kvm_msr_entry_add(cpu, MSR_FMASK, env->fmask);
3249 kvm_msr_entry_add(cpu, MSR_LSTAR, env->lstar);
3250 }
3251 #endif
3252
3253 /*
3254 * The following MSRs have side effects on the guest or are too heavy
3255 * for normal writeback. Limit them to reset or full state updates.
3256 */
3257 if (level >= KVM_PUT_RESET_STATE) {
3258 kvm_msr_entry_add(cpu, MSR_IA32_TSC, env->tsc);
3259 kvm_msr_entry_add(cpu, MSR_KVM_SYSTEM_TIME, env->system_time_msr);
3260 kvm_msr_entry_add(cpu, MSR_KVM_WALL_CLOCK, env->wall_clock_msr);
3261 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_ASYNC_PF_INT)) {
3262 kvm_msr_entry_add(cpu, MSR_KVM_ASYNC_PF_INT, env->async_pf_int_msr);
3263 }
3264 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_ASYNC_PF)) {
3265 kvm_msr_entry_add(cpu, MSR_KVM_ASYNC_PF_EN, env->async_pf_en_msr);
3266 }
3267 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_PV_EOI)) {
3268 kvm_msr_entry_add(cpu, MSR_KVM_PV_EOI_EN, env->pv_eoi_en_msr);
3269 }
3270 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_STEAL_TIME)) {
3271 kvm_msr_entry_add(cpu, MSR_KVM_STEAL_TIME, env->steal_time_msr);
3272 }
3273
3274 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_POLL_CONTROL)) {
3275 kvm_msr_entry_add(cpu, MSR_KVM_POLL_CONTROL, env->poll_control_msr);
3276 }
3277
3278 if (has_architectural_pmu_version > 0) {
3279 if (has_architectural_pmu_version > 1) {
3280 /* Stop the counter. */
3281 kvm_msr_entry_add(cpu, MSR_CORE_PERF_FIXED_CTR_CTRL, 0);
3282 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_CTRL, 0);
3283 }
3284
3285 /* Set the counter values. */
3286 for (i = 0; i < num_architectural_pmu_fixed_counters; i++) {
3287 kvm_msr_entry_add(cpu, MSR_CORE_PERF_FIXED_CTR0 + i,
3288 env->msr_fixed_counters[i]);
3289 }
3290 for (i = 0; i < num_architectural_pmu_gp_counters; i++) {
3291 kvm_msr_entry_add(cpu, MSR_P6_PERFCTR0 + i,
3292 env->msr_gp_counters[i]);
3293 kvm_msr_entry_add(cpu, MSR_P6_EVNTSEL0 + i,
3294 env->msr_gp_evtsel[i]);
3295 }
3296 if (has_architectural_pmu_version > 1) {
3297 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_STATUS,
3298 env->msr_global_status);
3299 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_OVF_CTRL,
3300 env->msr_global_ovf_ctrl);
3301
3302 /* Now start the PMU. */
3303 kvm_msr_entry_add(cpu, MSR_CORE_PERF_FIXED_CTR_CTRL,
3304 env->msr_fixed_ctr_ctrl);
3305 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_CTRL,
3306 env->msr_global_ctrl);
3307 }
3308 }
3309 /*
3310 * Hyper-V partition-wide MSRs: to avoid clearing them on cpu hot-add,
3311 * only sync them to KVM on the first cpu
3312 */
3313 if (current_cpu == first_cpu) {
3314 if (has_msr_hv_hypercall) {
3315 kvm_msr_entry_add(cpu, HV_X64_MSR_GUEST_OS_ID,
3316 env->msr_hv_guest_os_id);
3317 kvm_msr_entry_add(cpu, HV_X64_MSR_HYPERCALL,
3318 env->msr_hv_hypercall);
3319 }
3320 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_TIME)) {
3321 kvm_msr_entry_add(cpu, HV_X64_MSR_REFERENCE_TSC,
3322 env->msr_hv_tsc);
3323 }
3324 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_REENLIGHTENMENT)) {
3325 kvm_msr_entry_add(cpu, HV_X64_MSR_REENLIGHTENMENT_CONTROL,
3326 env->msr_hv_reenlightenment_control);
3327 kvm_msr_entry_add(cpu, HV_X64_MSR_TSC_EMULATION_CONTROL,
3328 env->msr_hv_tsc_emulation_control);
3329 kvm_msr_entry_add(cpu, HV_X64_MSR_TSC_EMULATION_STATUS,
3330 env->msr_hv_tsc_emulation_status);
3331 }
3332 #ifdef CONFIG_SYNDBG
3333 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNDBG) &&
3334 has_msr_hv_syndbg_options) {
3335 kvm_msr_entry_add(cpu, HV_X64_MSR_SYNDBG_OPTIONS,
3336 hyperv_syndbg_query_options());
3337 }
3338 #endif
3339 }
3340 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_VAPIC)) {
3341 kvm_msr_entry_add(cpu, HV_X64_MSR_APIC_ASSIST_PAGE,
3342 env->msr_hv_vapic);
3343 }
3344 if (has_msr_hv_crash) {
3345 int j;
3346
3347 for (j = 0; j < HV_CRASH_PARAMS; j++)
3348 kvm_msr_entry_add(cpu, HV_X64_MSR_CRASH_P0 + j,
3349 env->msr_hv_crash_params[j]);
3350
3351 kvm_msr_entry_add(cpu, HV_X64_MSR_CRASH_CTL, HV_CRASH_CTL_NOTIFY);
3352 }
3353 if (has_msr_hv_runtime) {
3354 kvm_msr_entry_add(cpu, HV_X64_MSR_VP_RUNTIME, env->msr_hv_runtime);
3355 }
3356 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_VPINDEX)
3357 && hv_vpindex_settable) {
3358 kvm_msr_entry_add(cpu, HV_X64_MSR_VP_INDEX,
3359 hyperv_vp_index(CPU(cpu)));
3360 }
3361 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC)) {
3362 int j;
3363
3364 kvm_msr_entry_add(cpu, HV_X64_MSR_SVERSION, HV_SYNIC_VERSION);
3365
3366 kvm_msr_entry_add(cpu, HV_X64_MSR_SCONTROL,
3367 env->msr_hv_synic_control);
3368 kvm_msr_entry_add(cpu, HV_X64_MSR_SIEFP,
3369 env->msr_hv_synic_evt_page);
3370 kvm_msr_entry_add(cpu, HV_X64_MSR_SIMP,
3371 env->msr_hv_synic_msg_page);
3372
3373 for (j = 0; j < ARRAY_SIZE(env->msr_hv_synic_sint); j++) {
3374 kvm_msr_entry_add(cpu, HV_X64_MSR_SINT0 + j,
3375 env->msr_hv_synic_sint[j]);
3376 }
3377 }
3378 if (has_msr_hv_stimer) {
3379 int j;
3380
3381 for (j = 0; j < ARRAY_SIZE(env->msr_hv_stimer_config); j++) {
3382 kvm_msr_entry_add(cpu, HV_X64_MSR_STIMER0_CONFIG + j * 2,
3383 env->msr_hv_stimer_config[j]);
3384 }
3385
3386 for (j = 0; j < ARRAY_SIZE(env->msr_hv_stimer_count); j++) {
3387 kvm_msr_entry_add(cpu, HV_X64_MSR_STIMER0_COUNT + j * 2,
3388 env->msr_hv_stimer_count[j]);
3389 }
3390 }
3391 if (env->features[FEAT_1_EDX] & CPUID_MTRR) {
3392 uint64_t phys_mask = MAKE_64BIT_MASK(0, cpu->phys_bits);
3393
3394 kvm_msr_entry_add(cpu, MSR_MTRRdefType, env->mtrr_deftype);
3395 kvm_msr_entry_add(cpu, MSR_MTRRfix64K_00000, env->mtrr_fixed[0]);
3396 kvm_msr_entry_add(cpu, MSR_MTRRfix16K_80000, env->mtrr_fixed[1]);
3397 kvm_msr_entry_add(cpu, MSR_MTRRfix16K_A0000, env->mtrr_fixed[2]);
3398 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_C0000, env->mtrr_fixed[3]);
3399 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_C8000, env->mtrr_fixed[4]);
3400 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_D0000, env->mtrr_fixed[5]);
3401 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_D8000, env->mtrr_fixed[6]);
3402 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_E0000, env->mtrr_fixed[7]);
3403 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_E8000, env->mtrr_fixed[8]);
3404 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_F0000, env->mtrr_fixed[9]);
3405 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_F8000, env->mtrr_fixed[10]);
3406 for (i = 0; i < MSR_MTRRcap_VCNT; i++) {
3407 /* The CPU GPs if we write to a bit above the physical limit of
3408 * the host CPU (and KVM emulates that)
3409 */
3410 uint64_t mask = env->mtrr_var[i].mask;
3411 mask &= phys_mask;
3412
3413 kvm_msr_entry_add(cpu, MSR_MTRRphysBase(i),
3414 env->mtrr_var[i].base);
3415 kvm_msr_entry_add(cpu, MSR_MTRRphysMask(i), mask);
3416 }
3417 }
3418 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) {
3419 int addr_num = kvm_arch_get_supported_cpuid(kvm_state,
3420 0x14, 1, R_EAX) & 0x7;
3421
3422 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_CTL,
3423 env->msr_rtit_ctrl);
3424 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_STATUS,
3425 env->msr_rtit_status);
3426 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_OUTPUT_BASE,
3427 env->msr_rtit_output_base);
3428 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_OUTPUT_MASK,
3429 env->msr_rtit_output_mask);
3430 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_CR3_MATCH,
3431 env->msr_rtit_cr3_match);
3432 for (i = 0; i < addr_num; i++) {
3433 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_ADDR0_A + i,
3434 env->msr_rtit_addrs[i]);
3435 }
3436 }
3437
3438 if (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_SGX_LC) {
3439 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH0,
3440 env->msr_ia32_sgxlepubkeyhash[0]);
3441 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH1,
3442 env->msr_ia32_sgxlepubkeyhash[1]);
3443 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH2,
3444 env->msr_ia32_sgxlepubkeyhash[2]);
3445 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH3,
3446 env->msr_ia32_sgxlepubkeyhash[3]);
3447 }
3448
3449 if (env->features[FEAT_XSAVE] & CPUID_D_1_EAX_XFD) {
3450 kvm_msr_entry_add(cpu, MSR_IA32_XFD,
3451 env->msr_xfd);
3452 kvm_msr_entry_add(cpu, MSR_IA32_XFD_ERR,
3453 env->msr_xfd_err);
3454 }
3455
3456 if (kvm_enabled() && cpu->enable_pmu &&
3457 (env->features[FEAT_7_0_EDX] & CPUID_7_0_EDX_ARCH_LBR)) {
3458 uint64_t depth;
3459 int i, ret;
3460
3461 /*
3462 * Only migrate Arch LBR states when the host Arch LBR depth
3463 * equals that of source guest's, this is to avoid mismatch
3464 * of guest/host config for the msr hence avoid unexpected
3465 * misbehavior.
3466 */
3467 ret = kvm_get_one_msr(cpu, MSR_ARCH_LBR_DEPTH, &depth);
3468
3469 if (ret == 1 && !!depth && depth == env->msr_lbr_depth) {
3470 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_CTL, env->msr_lbr_ctl);
3471 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_DEPTH, env->msr_lbr_depth);
3472
3473 for (i = 0; i < ARCH_LBR_NR_ENTRIES; i++) {
3474 if (!env->lbr_records[i].from) {
3475 continue;
3476 }
3477 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_FROM_0 + i,
3478 env->lbr_records[i].from);
3479 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_TO_0 + i,
3480 env->lbr_records[i].to);
3481 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_INFO_0 + i,
3482 env->lbr_records[i].info);
3483 }
3484 }
3485 }
3486
3487 /* Note: MSR_IA32_FEATURE_CONTROL is written separately, see
3488 * kvm_put_msr_feature_control. */
3489 }
3490
3491 if (env->mcg_cap) {
3492 int i;
3493
3494 kvm_msr_entry_add(cpu, MSR_MCG_STATUS, env->mcg_status);
3495 kvm_msr_entry_add(cpu, MSR_MCG_CTL, env->mcg_ctl);
3496 if (has_msr_mcg_ext_ctl) {
3497 kvm_msr_entry_add(cpu, MSR_MCG_EXT_CTL, env->mcg_ext_ctl);
3498 }
3499 for (i = 0; i < (env->mcg_cap & 0xff) * 4; i++) {
3500 kvm_msr_entry_add(cpu, MSR_MC0_CTL + i, env->mce_banks[i]);
3501 }
3502 }
3503
3504 return kvm_buf_set_msrs(cpu);
3505 }
3506
3507
3508 static int kvm_get_fpu(X86CPU *cpu)
3509 {
3510 CPUX86State *env = &cpu->env;
3511 struct kvm_fpu fpu;
3512 int i, ret;
3513
3514 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_FPU, &fpu);
3515 if (ret < 0) {
3516 return ret;
3517 }
3518
3519 env->fpstt = (fpu.fsw >> 11) & 7;
3520 env->fpus = fpu.fsw;
3521 env->fpuc = fpu.fcw;
3522 env->fpop = fpu.last_opcode;
3523 env->fpip = fpu.last_ip;
3524 env->fpdp = fpu.last_dp;
3525 for (i = 0; i < 8; ++i) {
3526 env->fptags[i] = !((fpu.ftwx >> i) & 1);
3527 }
3528 memcpy(env->fpregs, fpu.fpr, sizeof env->fpregs);
3529 for (i = 0; i < CPU_NB_REGS; i++) {
3530 env->xmm_regs[i].ZMM_Q(0) = ldq_p(&fpu.xmm[i][0]);
3531 env->xmm_regs[i].ZMM_Q(1) = ldq_p(&fpu.xmm[i][8]);
3532 }
3533 env->mxcsr = fpu.mxcsr;
3534
3535 return 0;
3536 }
3537
3538 static int kvm_get_xsave(X86CPU *cpu)
3539 {
3540 CPUX86State *env = &cpu->env;
3541 void *xsave = env->xsave_buf;
3542 int type, ret;
3543
3544 if (!has_xsave) {
3545 return kvm_get_fpu(cpu);
3546 }
3547
3548 type = has_xsave2 ? KVM_GET_XSAVE2 : KVM_GET_XSAVE;
3549 ret = kvm_vcpu_ioctl(CPU(cpu), type, xsave);
3550 if (ret < 0) {
3551 return ret;
3552 }
3553 x86_cpu_xrstor_all_areas(cpu, xsave, env->xsave_buf_len);
3554
3555 return 0;
3556 }
3557
3558 static int kvm_get_xcrs(X86CPU *cpu)
3559 {
3560 CPUX86State *env = &cpu->env;
3561 int i, ret;
3562 struct kvm_xcrs xcrs;
3563
3564 if (!has_xcrs) {
3565 return 0;
3566 }
3567
3568 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_XCRS, &xcrs);
3569 if (ret < 0) {
3570 return ret;
3571 }
3572
3573 for (i = 0; i < xcrs.nr_xcrs; i++) {
3574 /* Only support xcr0 now */
3575 if (xcrs.xcrs[i].xcr == 0) {
3576 env->xcr0 = xcrs.xcrs[i].value;
3577 break;
3578 }
3579 }
3580 return 0;
3581 }
3582
3583 static int kvm_get_sregs(X86CPU *cpu)
3584 {
3585 CPUX86State *env = &cpu->env;
3586 struct kvm_sregs sregs;
3587 int ret;
3588
3589 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_SREGS, &sregs);
3590 if (ret < 0) {
3591 return ret;
3592 }
3593
3594 /*
3595 * The interrupt_bitmap is ignored because KVM_GET_SREGS is
3596 * always preceded by KVM_GET_VCPU_EVENTS.
3597 */
3598
3599 get_seg(&env->segs[R_CS], &sregs.cs);
3600 get_seg(&env->segs[R_DS], &sregs.ds);
3601 get_seg(&env->segs[R_ES], &sregs.es);
3602 get_seg(&env->segs[R_FS], &sregs.fs);
3603 get_seg(&env->segs[R_GS], &sregs.gs);
3604 get_seg(&env->segs[R_SS], &sregs.ss);
3605
3606 get_seg(&env->tr, &sregs.tr);
3607 get_seg(&env->ldt, &sregs.ldt);
3608
3609 env->idt.limit = sregs.idt.limit;
3610 env->idt.base = sregs.idt.base;
3611 env->gdt.limit = sregs.gdt.limit;
3612 env->gdt.base = sregs.gdt.base;
3613
3614 env->cr[0] = sregs.cr0;
3615 env->cr[2] = sregs.cr2;
3616 env->cr[3] = sregs.cr3;
3617 env->cr[4] = sregs.cr4;
3618
3619 env->efer = sregs.efer;
3620
3621 /* changes to apic base and cr8/tpr are read back via kvm_arch_post_run */
3622 x86_update_hflags(env);
3623
3624 return 0;
3625 }
3626
3627 static int kvm_get_sregs2(X86CPU *cpu)
3628 {
3629 CPUX86State *env = &cpu->env;
3630 struct kvm_sregs2 sregs;
3631 int i, ret;
3632
3633 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_SREGS2, &sregs);
3634 if (ret < 0) {
3635 return ret;
3636 }
3637
3638 get_seg(&env->segs[R_CS], &sregs.cs);
3639 get_seg(&env->segs[R_DS], &sregs.ds);
3640 get_seg(&env->segs[R_ES], &sregs.es);
3641 get_seg(&env->segs[R_FS], &sregs.fs);
3642 get_seg(&env->segs[R_GS], &sregs.gs);
3643 get_seg(&env->segs[R_SS], &sregs.ss);
3644
3645 get_seg(&env->tr, &sregs.tr);
3646 get_seg(&env->ldt, &sregs.ldt);
3647
3648 env->idt.limit = sregs.idt.limit;
3649 env->idt.base = sregs.idt.base;
3650 env->gdt.limit = sregs.gdt.limit;
3651 env->gdt.base = sregs.gdt.base;
3652
3653 env->cr[0] = sregs.cr0;
3654 env->cr[2] = sregs.cr2;
3655 env->cr[3] = sregs.cr3;
3656 env->cr[4] = sregs.cr4;
3657
3658 env->efer = sregs.efer;
3659
3660 env->pdptrs_valid = sregs.flags & KVM_SREGS2_FLAGS_PDPTRS_VALID;
3661
3662 if (env->pdptrs_valid) {
3663 for (i = 0; i < 4; i++) {
3664 env->pdptrs[i] = sregs.pdptrs[i];
3665 }
3666 }
3667
3668 /* changes to apic base and cr8/tpr are read back via kvm_arch_post_run */
3669 x86_update_hflags(env);
3670
3671 return 0;
3672 }
3673
3674 static int kvm_get_msrs(X86CPU *cpu)
3675 {
3676 CPUX86State *env = &cpu->env;
3677 struct kvm_msr_entry *msrs = cpu->kvm_msr_buf->entries;
3678 int ret, i;
3679 uint64_t mtrr_top_bits;
3680
3681 kvm_msr_buf_reset(cpu);
3682
3683 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_CS, 0);
3684 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_ESP, 0);
3685 kvm_msr_entry_add(cpu, MSR_IA32_SYSENTER_EIP, 0);
3686 kvm_msr_entry_add(cpu, MSR_PAT, 0);
3687 if (has_msr_star) {
3688 kvm_msr_entry_add(cpu, MSR_STAR, 0);
3689 }
3690 if (has_msr_hsave_pa) {
3691 kvm_msr_entry_add(cpu, MSR_VM_HSAVE_PA, 0);
3692 }
3693 if (has_msr_tsc_aux) {
3694 kvm_msr_entry_add(cpu, MSR_TSC_AUX, 0);
3695 }
3696 if (has_msr_tsc_adjust) {
3697 kvm_msr_entry_add(cpu, MSR_TSC_ADJUST, 0);
3698 }
3699 if (has_msr_tsc_deadline) {
3700 kvm_msr_entry_add(cpu, MSR_IA32_TSCDEADLINE, 0);
3701 }
3702 if (has_msr_misc_enable) {
3703 kvm_msr_entry_add(cpu, MSR_IA32_MISC_ENABLE, 0);
3704 }
3705 if (has_msr_smbase) {
3706 kvm_msr_entry_add(cpu, MSR_IA32_SMBASE, 0);
3707 }
3708 if (has_msr_smi_count) {
3709 kvm_msr_entry_add(cpu, MSR_SMI_COUNT, 0);
3710 }
3711 if (has_msr_feature_control) {
3712 kvm_msr_entry_add(cpu, MSR_IA32_FEATURE_CONTROL, 0);
3713 }
3714 if (has_msr_pkrs) {
3715 kvm_msr_entry_add(cpu, MSR_IA32_PKRS, 0);
3716 }
3717 if (has_msr_bndcfgs) {
3718 kvm_msr_entry_add(cpu, MSR_IA32_BNDCFGS, 0);
3719 }
3720 if (has_msr_xss) {
3721 kvm_msr_entry_add(cpu, MSR_IA32_XSS, 0);
3722 }
3723 if (has_msr_umwait) {
3724 kvm_msr_entry_add(cpu, MSR_IA32_UMWAIT_CONTROL, 0);
3725 }
3726 if (has_msr_spec_ctrl) {
3727 kvm_msr_entry_add(cpu, MSR_IA32_SPEC_CTRL, 0);
3728 }
3729 if (has_tsc_scale_msr) {
3730 kvm_msr_entry_add(cpu, MSR_AMD64_TSC_RATIO, 0);
3731 }
3732
3733 if (has_msr_tsx_ctrl) {
3734 kvm_msr_entry_add(cpu, MSR_IA32_TSX_CTRL, 0);
3735 }
3736 if (has_msr_virt_ssbd) {
3737 kvm_msr_entry_add(cpu, MSR_VIRT_SSBD, 0);
3738 }
3739 if (!env->tsc_valid) {
3740 kvm_msr_entry_add(cpu, MSR_IA32_TSC, 0);
3741 env->tsc_valid = !runstate_is_running();
3742 }
3743
3744 #ifdef TARGET_X86_64
3745 if (lm_capable_kernel) {
3746 kvm_msr_entry_add(cpu, MSR_CSTAR, 0);
3747 kvm_msr_entry_add(cpu, MSR_KERNELGSBASE, 0);
3748 kvm_msr_entry_add(cpu, MSR_FMASK, 0);
3749 kvm_msr_entry_add(cpu, MSR_LSTAR, 0);
3750 }
3751 #endif
3752 kvm_msr_entry_add(cpu, MSR_KVM_SYSTEM_TIME, 0);
3753 kvm_msr_entry_add(cpu, MSR_KVM_WALL_CLOCK, 0);
3754 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_ASYNC_PF_INT)) {
3755 kvm_msr_entry_add(cpu, MSR_KVM_ASYNC_PF_INT, 0);
3756 }
3757 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_ASYNC_PF)) {
3758 kvm_msr_entry_add(cpu, MSR_KVM_ASYNC_PF_EN, 0);
3759 }
3760 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_PV_EOI)) {
3761 kvm_msr_entry_add(cpu, MSR_KVM_PV_EOI_EN, 0);
3762 }
3763 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_STEAL_TIME)) {
3764 kvm_msr_entry_add(cpu, MSR_KVM_STEAL_TIME, 0);
3765 }
3766 if (env->features[FEAT_KVM] & (1 << KVM_FEATURE_POLL_CONTROL)) {
3767 kvm_msr_entry_add(cpu, MSR_KVM_POLL_CONTROL, 1);
3768 }
3769 if (has_architectural_pmu_version > 0) {
3770 if (has_architectural_pmu_version > 1) {
3771 kvm_msr_entry_add(cpu, MSR_CORE_PERF_FIXED_CTR_CTRL, 0);
3772 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_CTRL, 0);
3773 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_STATUS, 0);
3774 kvm_msr_entry_add(cpu, MSR_CORE_PERF_GLOBAL_OVF_CTRL, 0);
3775 }
3776 for (i = 0; i < num_architectural_pmu_fixed_counters; i++) {
3777 kvm_msr_entry_add(cpu, MSR_CORE_PERF_FIXED_CTR0 + i, 0);
3778 }
3779 for (i = 0; i < num_architectural_pmu_gp_counters; i++) {
3780 kvm_msr_entry_add(cpu, MSR_P6_PERFCTR0 + i, 0);
3781 kvm_msr_entry_add(cpu, MSR_P6_EVNTSEL0 + i, 0);
3782 }
3783 }
3784
3785 if (env->mcg_cap) {
3786 kvm_msr_entry_add(cpu, MSR_MCG_STATUS, 0);
3787 kvm_msr_entry_add(cpu, MSR_MCG_CTL, 0);
3788 if (has_msr_mcg_ext_ctl) {
3789 kvm_msr_entry_add(cpu, MSR_MCG_EXT_CTL, 0);
3790 }
3791 for (i = 0; i < (env->mcg_cap & 0xff) * 4; i++) {
3792 kvm_msr_entry_add(cpu, MSR_MC0_CTL + i, 0);
3793 }
3794 }
3795
3796 if (has_msr_hv_hypercall) {
3797 kvm_msr_entry_add(cpu, HV_X64_MSR_HYPERCALL, 0);
3798 kvm_msr_entry_add(cpu, HV_X64_MSR_GUEST_OS_ID, 0);
3799 }
3800 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_VAPIC)) {
3801 kvm_msr_entry_add(cpu, HV_X64_MSR_APIC_ASSIST_PAGE, 0);
3802 }
3803 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_TIME)) {
3804 kvm_msr_entry_add(cpu, HV_X64_MSR_REFERENCE_TSC, 0);
3805 }
3806 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_REENLIGHTENMENT)) {
3807 kvm_msr_entry_add(cpu, HV_X64_MSR_REENLIGHTENMENT_CONTROL, 0);
3808 kvm_msr_entry_add(cpu, HV_X64_MSR_TSC_EMULATION_CONTROL, 0);
3809 kvm_msr_entry_add(cpu, HV_X64_MSR_TSC_EMULATION_STATUS, 0);
3810 }
3811 if (has_msr_hv_syndbg_options) {
3812 kvm_msr_entry_add(cpu, HV_X64_MSR_SYNDBG_OPTIONS, 0);
3813 }
3814 if (has_msr_hv_crash) {
3815 int j;
3816
3817 for (j = 0; j < HV_CRASH_PARAMS; j++) {
3818 kvm_msr_entry_add(cpu, HV_X64_MSR_CRASH_P0 + j, 0);
3819 }
3820 }
3821 if (has_msr_hv_runtime) {
3822 kvm_msr_entry_add(cpu, HV_X64_MSR_VP_RUNTIME, 0);
3823 }
3824 if (hyperv_feat_enabled(cpu, HYPERV_FEAT_SYNIC)) {
3825 uint32_t msr;
3826
3827 kvm_msr_entry_add(cpu, HV_X64_MSR_SCONTROL, 0);
3828 kvm_msr_entry_add(cpu, HV_X64_MSR_SIEFP, 0);
3829 kvm_msr_entry_add(cpu, HV_X64_MSR_SIMP, 0);
3830 for (msr = HV_X64_MSR_SINT0; msr <= HV_X64_MSR_SINT15; msr++) {
3831 kvm_msr_entry_add(cpu, msr, 0);
3832 }
3833 }
3834 if (has_msr_hv_stimer) {
3835 uint32_t msr;
3836
3837 for (msr = HV_X64_MSR_STIMER0_CONFIG; msr <= HV_X64_MSR_STIMER3_COUNT;
3838 msr++) {
3839 kvm_msr_entry_add(cpu, msr, 0);
3840 }
3841 }
3842 if (env->features[FEAT_1_EDX] & CPUID_MTRR) {
3843 kvm_msr_entry_add(cpu, MSR_MTRRdefType, 0);
3844 kvm_msr_entry_add(cpu, MSR_MTRRfix64K_00000, 0);
3845 kvm_msr_entry_add(cpu, MSR_MTRRfix16K_80000, 0);
3846 kvm_msr_entry_add(cpu, MSR_MTRRfix16K_A0000, 0);
3847 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_C0000, 0);
3848 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_C8000, 0);
3849 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_D0000, 0);
3850 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_D8000, 0);
3851 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_E0000, 0);
3852 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_E8000, 0);
3853 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_F0000, 0);
3854 kvm_msr_entry_add(cpu, MSR_MTRRfix4K_F8000, 0);
3855 for (i = 0; i < MSR_MTRRcap_VCNT; i++) {
3856 kvm_msr_entry_add(cpu, MSR_MTRRphysBase(i), 0);
3857 kvm_msr_entry_add(cpu, MSR_MTRRphysMask(i), 0);
3858 }
3859 }
3860
3861 if (env->features[FEAT_7_0_EBX] & CPUID_7_0_EBX_INTEL_PT) {
3862 int addr_num =
3863 kvm_arch_get_supported_cpuid(kvm_state, 0x14, 1, R_EAX) & 0x7;
3864
3865 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_CTL, 0);
3866 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_STATUS, 0);
3867 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_OUTPUT_BASE, 0);
3868 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_OUTPUT_MASK, 0);
3869 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_CR3_MATCH, 0);
3870 for (i = 0; i < addr_num; i++) {
3871 kvm_msr_entry_add(cpu, MSR_IA32_RTIT_ADDR0_A + i, 0);
3872 }
3873 }
3874
3875 if (env->features[FEAT_7_0_ECX] & CPUID_7_0_ECX_SGX_LC) {
3876 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH0, 0);
3877 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH1, 0);
3878 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH2, 0);
3879 kvm_msr_entry_add(cpu, MSR_IA32_SGXLEPUBKEYHASH3, 0);
3880 }
3881
3882 if (env->features[FEAT_XSAVE] & CPUID_D_1_EAX_XFD) {
3883 kvm_msr_entry_add(cpu, MSR_IA32_XFD, 0);
3884 kvm_msr_entry_add(cpu, MSR_IA32_XFD_ERR, 0);
3885 }
3886
3887 if (kvm_enabled() && cpu->enable_pmu &&
3888 (env->features[FEAT_7_0_EDX] & CPUID_7_0_EDX_ARCH_LBR)) {
3889 uint64_t depth;
3890 int i, ret;
3891
3892 ret = kvm_get_one_msr(cpu, MSR_ARCH_LBR_DEPTH, &depth);
3893 if (ret == 1 && depth == ARCH_LBR_NR_ENTRIES) {
3894 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_CTL, 0);
3895 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_DEPTH, 0);
3896
3897 for (i = 0; i < ARCH_LBR_NR_ENTRIES; i++) {
3898 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_FROM_0 + i, 0);
3899 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_TO_0 + i, 0);
3900 kvm_msr_entry_add(cpu, MSR_ARCH_LBR_INFO_0 + i, 0);
3901 }
3902 }
3903 }
3904
3905 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_MSRS, cpu->kvm_msr_buf);
3906 if (ret < 0) {
3907 return ret;
3908 }
3909
3910 if (ret < cpu->kvm_msr_buf->nmsrs) {
3911 struct kvm_msr_entry *e = &cpu->kvm_msr_buf->entries[ret];
3912 error_report("error: failed to get MSR 0x%" PRIx32,
3913 (uint32_t)e->index);
3914 }
3915
3916 assert(ret == cpu->kvm_msr_buf->nmsrs);
3917 /*
3918 * MTRR masks: Each mask consists of 5 parts
3919 * a 10..0: must be zero
3920 * b 11 : valid bit
3921 * c n-1.12: actual mask bits
3922 * d 51..n: reserved must be zero
3923 * e 63.52: reserved must be zero
3924 *
3925 * 'n' is the number of physical bits supported by the CPU and is
3926 * apparently always <= 52. We know our 'n' but don't know what
3927 * the destinations 'n' is; it might be smaller, in which case
3928 * it masks (c) on loading. It might be larger, in which case
3929 * we fill 'd' so that d..c is consistent irrespetive of the 'n'
3930 * we're migrating to.
3931 */
3932
3933 if (cpu->fill_mtrr_mask) {
3934 QEMU_BUILD_BUG_ON(TARGET_PHYS_ADDR_SPACE_BITS > 52);
3935 assert(cpu->phys_bits <= TARGET_PHYS_ADDR_SPACE_BITS);
3936 mtrr_top_bits = MAKE_64BIT_MASK(cpu->phys_bits, 52 - cpu->phys_bits);
3937 } else {
3938 mtrr_top_bits = 0;
3939 }
3940
3941 for (i = 0; i < ret; i++) {
3942 uint32_t index = msrs[i].index;
3943 switch (index) {
3944 case MSR_IA32_SYSENTER_CS:
3945 env->sysenter_cs = msrs[i].data;
3946 break;
3947 case MSR_IA32_SYSENTER_ESP:
3948 env->sysenter_esp = msrs[i].data;
3949 break;
3950 case MSR_IA32_SYSENTER_EIP:
3951 env->sysenter_eip = msrs[i].data;
3952 break;
3953 case MSR_PAT:
3954 env->pat = msrs[i].data;
3955 break;
3956 case MSR_STAR:
3957 env->star = msrs[i].data;
3958 break;
3959 #ifdef TARGET_X86_64
3960 case MSR_CSTAR:
3961 env->cstar = msrs[i].data;
3962 break;
3963 case MSR_KERNELGSBASE:
3964 env->kernelgsbase = msrs[i].data;
3965 break;
3966 case MSR_FMASK:
3967 env->fmask = msrs[i].data;
3968 break;
3969 case MSR_LSTAR:
3970 env->lstar = msrs[i].data;
3971 break;
3972 #endif
3973 case MSR_IA32_TSC:
3974 env->tsc = msrs[i].data;
3975 break;
3976 case MSR_TSC_AUX:
3977 env->tsc_aux = msrs[i].data;
3978 break;
3979 case MSR_TSC_ADJUST:
3980 env->tsc_adjust = msrs[i].data;
3981 break;
3982 case MSR_IA32_TSCDEADLINE:
3983 env->tsc_deadline = msrs[i].data;
3984 break;
3985 case MSR_VM_HSAVE_PA:
3986 env->vm_hsave = msrs[i].data;
3987 break;
3988 case MSR_KVM_SYSTEM_TIME:
3989 env->system_time_msr = msrs[i].data;
3990 break;
3991 case MSR_KVM_WALL_CLOCK:
3992 env->wall_clock_msr = msrs[i].data;
3993 break;
3994 case MSR_MCG_STATUS:
3995 env->mcg_status = msrs[i].data;
3996 break;
3997 case MSR_MCG_CTL:
3998 env->mcg_ctl = msrs[i].data;
3999 break;
4000 case MSR_MCG_EXT_CTL:
4001 env->mcg_ext_ctl = msrs[i].data;
4002 break;
4003 case MSR_IA32_MISC_ENABLE:
4004 env->msr_ia32_misc_enable = msrs[i].data;
4005 break;
4006 case MSR_IA32_SMBASE:
4007 env->smbase = msrs[i].data;
4008 break;
4009 case MSR_SMI_COUNT:
4010 env->msr_smi_count = msrs[i].data;
4011 break;
4012 case MSR_IA32_FEATURE_CONTROL:
4013 env->msr_ia32_feature_control = msrs[i].data;
4014 break;
4015 case MSR_IA32_BNDCFGS:
4016 env->msr_bndcfgs = msrs[i].data;
4017 break;
4018 case MSR_IA32_XSS:
4019 env->xss = msrs[i].data;
4020 break;
4021 case MSR_IA32_UMWAIT_CONTROL:
4022 env->umwait = msrs[i].data;
4023 break;
4024 case MSR_IA32_PKRS:
4025 env->pkrs = msrs[i].data;
4026 break;
4027 default:
4028 if (msrs[i].index >= MSR_MC0_CTL &&
4029 msrs[i].index < MSR_MC0_CTL + (env->mcg_cap & 0xff) * 4) {
4030 env->mce_banks[msrs[i].index - MSR_MC0_CTL] = msrs[i].data;
4031 }
4032 break;
4033 case MSR_KVM_ASYNC_PF_EN:
4034 env->async_pf_en_msr = msrs[i].data;
4035 break;
4036 case MSR_KVM_ASYNC_PF_INT:
4037 env->async_pf_int_msr = msrs[i].data;
4038 break;
4039 case MSR_KVM_PV_EOI_EN:
4040 env->pv_eoi_en_msr = msrs[i].data;
4041 break;
4042 case MSR_KVM_STEAL_TIME:
4043 env->steal_time_msr = msrs[i].data;
4044 break;
4045 case MSR_KVM_POLL_CONTROL: {
4046 env->poll_control_msr = msrs[i].data;
4047 break;
4048 }
4049 case MSR_CORE_PERF_FIXED_CTR_CTRL:
4050 env->msr_fixed_ctr_ctrl = msrs[i].data;
4051 break;
4052 case MSR_CORE_PERF_GLOBAL_CTRL:
4053 env->msr_global_ctrl = msrs[i].data;
4054 break;
4055 case MSR_CORE_PERF_GLOBAL_STATUS:
4056 env->msr_global_status = msrs[i].data;
4057 break;
4058 case MSR_CORE_PERF_GLOBAL_OVF_CTRL:
4059 env->msr_global_ovf_ctrl = msrs[i].data;
4060 break;
4061 case MSR_CORE_PERF_FIXED_CTR0 ... MSR_CORE_PERF_FIXED_CTR0 + MAX_FIXED_COUNTERS - 1:
4062 env->msr_fixed_counters[index - MSR_CORE_PERF_FIXED_CTR0] = msrs[i].data;
4063 break;
4064 case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR0 + MAX_GP_COUNTERS - 1:
4065 env->msr_gp_counters[index - MSR_P6_PERFCTR0] = msrs[i].data;
4066 break;
4067 case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL0 + MAX_GP_COUNTERS - 1:
4068 env->msr_gp_evtsel[index - MSR_P6_EVNTSEL0] = msrs[i].data;
4069 break;
4070 case HV_X64_MSR_HYPERCALL:
4071 env->msr_hv_hypercall = msrs[i].data;
4072 break;
4073 case HV_X64_MSR_GUEST_OS_ID:
4074 env->msr_hv_guest_os_id = msrs[i].data;
4075 break;
4076 case HV_X64_MSR_APIC_ASSIST_PAGE:
4077 env->msr_hv_vapic = msrs[i].data;
4078 break;
4079 case HV_X64_MSR_REFERENCE_TSC:
4080 env->msr_hv_tsc = msrs[i].data;
4081 break;
4082 case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4:
4083 env->msr_hv_crash_params[index - HV_X64_MSR_CRASH_P0] = msrs[i].data;
4084 break;
4085 case HV_X64_MSR_VP_RUNTIME:
4086 env->msr_hv_runtime = msrs[i].data;
4087 break;
4088 case HV_X64_MSR_SCONTROL:
4089 env->msr_hv_synic_control = msrs[i].data;
4090 break;
4091 case HV_X64_MSR_SIEFP:
4092 env->msr_hv_synic_evt_page = msrs[i].data;
4093 break;
4094 case HV_X64_MSR_SIMP:
4095 env->msr_hv_synic_msg_page = msrs[i].data;
4096 break;
4097 case HV_X64_MSR_SINT0 ... HV_X64_MSR_SINT15:
4098 env->msr_hv_synic_sint[index - HV_X64_MSR_SINT0] = msrs[i].data;
4099 break;
4100 case HV_X64_MSR_STIMER0_CONFIG:
4101 case HV_X64_MSR_STIMER1_CONFIG:
4102 case HV_X64_MSR_STIMER2_CONFIG:
4103 case HV_X64_MSR_STIMER3_CONFIG:
4104 env->msr_hv_stimer_config[(index - HV_X64_MSR_STIMER0_CONFIG)/2] =
4105 msrs[i].data;
4106 break;
4107 case HV_X64_MSR_STIMER0_COUNT:
4108 case HV_X64_MSR_STIMER1_COUNT:
4109 case HV_X64_MSR_STIMER2_COUNT:
4110 case HV_X64_MSR_STIMER3_COUNT:
4111 env->msr_hv_stimer_count[(index - HV_X64_MSR_STIMER0_COUNT)/2] =
4112 msrs[i].data;
4113 break;
4114 case HV_X64_MSR_REENLIGHTENMENT_CONTROL:
4115 env->msr_hv_reenlightenment_control = msrs[i].data;
4116 break;
4117 case HV_X64_MSR_TSC_EMULATION_CONTROL:
4118 env->msr_hv_tsc_emulation_control = msrs[i].data;
4119 break;
4120 case HV_X64_MSR_TSC_EMULATION_STATUS:
4121 env->msr_hv_tsc_emulation_status = msrs[i].data;
4122 break;
4123 case HV_X64_MSR_SYNDBG_OPTIONS:
4124 env->msr_hv_syndbg_options = msrs[i].data;
4125 break;
4126 case MSR_MTRRdefType:
4127 env->mtrr_deftype = msrs[i].data;
4128 break;
4129 case MSR_MTRRfix64K_00000:
4130 env->mtrr_fixed[0] = msrs[i].data;
4131 break;
4132 case MSR_MTRRfix16K_80000:
4133 env->mtrr_fixed[1] = msrs[i].data;
4134 break;
4135 case MSR_MTRRfix16K_A0000:
4136 env->mtrr_fixed[2] = msrs[i].data;
4137 break;
4138 case MSR_MTRRfix4K_C0000:
4139 env->mtrr_fixed[3] = msrs[i].data;
4140 break;
4141 case MSR_MTRRfix4K_C8000:
4142 env->mtrr_fixed[4] = msrs[i].data;
4143 break;
4144 case MSR_MTRRfix4K_D0000:
4145 env->mtrr_fixed[5] = msrs[i].data;
4146 break;
4147 case MSR_MTRRfix4K_D8000:
4148 env->mtrr_fixed[6] = msrs[i].data;
4149 break;
4150 case MSR_MTRRfix4K_E0000:
4151 env->mtrr_fixed[7] = msrs[i].data;
4152 break;
4153 case MSR_MTRRfix4K_E8000:
4154 env->mtrr_fixed[8] = msrs[i].data;
4155 break;
4156 case MSR_MTRRfix4K_F0000:
4157 env->mtrr_fixed[9] = msrs[i].data;
4158 break;
4159 case MSR_MTRRfix4K_F8000:
4160 env->mtrr_fixed[10] = msrs[i].data;
4161 break;
4162 case MSR_MTRRphysBase(0) ... MSR_MTRRphysMask(MSR_MTRRcap_VCNT - 1):
4163 if (index & 1) {
4164 env->mtrr_var[MSR_MTRRphysIndex(index)].mask = msrs[i].data |
4165 mtrr_top_bits;
4166 } else {
4167 env->mtrr_var[MSR_MTRRphysIndex(index)].base = msrs[i].data;
4168 }
4169 break;
4170 case MSR_IA32_SPEC_CTRL:
4171 env->spec_ctrl = msrs[i].data;
4172 break;
4173 case MSR_AMD64_TSC_RATIO:
4174 env->amd_tsc_scale_msr = msrs[i].data;
4175 break;
4176 case MSR_IA32_TSX_CTRL:
4177 env->tsx_ctrl = msrs[i].data;
4178 break;
4179 case MSR_VIRT_SSBD:
4180 env->virt_ssbd = msrs[i].data;
4181 break;
4182 case MSR_IA32_RTIT_CTL:
4183 env->msr_rtit_ctrl = msrs[i].data;
4184 break;
4185 case MSR_IA32_RTIT_STATUS:
4186 env->msr_rtit_status = msrs[i].data;
4187 break;
4188 case MSR_IA32_RTIT_OUTPUT_BASE:
4189 env->msr_rtit_output_base = msrs[i].data;
4190 break;
4191 case MSR_IA32_RTIT_OUTPUT_MASK:
4192 env->msr_rtit_output_mask = msrs[i].data;
4193 break;
4194 case MSR_IA32_RTIT_CR3_MATCH:
4195 env->msr_rtit_cr3_match = msrs[i].data;
4196 break;
4197 case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B:
4198 env->msr_rtit_addrs[index - MSR_IA32_RTIT_ADDR0_A] = msrs[i].data;
4199 break;
4200 case MSR_IA32_SGXLEPUBKEYHASH0 ... MSR_IA32_SGXLEPUBKEYHASH3:
4201 env->msr_ia32_sgxlepubkeyhash[index - MSR_IA32_SGXLEPUBKEYHASH0] =
4202 msrs[i].data;
4203 break;
4204 case MSR_IA32_XFD:
4205 env->msr_xfd = msrs[i].data;
4206 break;
4207 case MSR_IA32_XFD_ERR:
4208 env->msr_xfd_err = msrs[i].data;
4209 break;
4210 case MSR_ARCH_LBR_CTL:
4211 env->msr_lbr_ctl = msrs[i].data;
4212 break;
4213 case MSR_ARCH_LBR_DEPTH:
4214 env->msr_lbr_depth = msrs[i].data;
4215 break;
4216 case MSR_ARCH_LBR_FROM_0 ... MSR_ARCH_LBR_FROM_0 + 31:
4217 env->lbr_records[index - MSR_ARCH_LBR_FROM_0].from = msrs[i].data;
4218 break;
4219 case MSR_ARCH_LBR_TO_0 ... MSR_ARCH_LBR_TO_0 + 31:
4220 env->lbr_records[index - MSR_ARCH_LBR_TO_0].to = msrs[i].data;
4221 break;
4222 case MSR_ARCH_LBR_INFO_0 ... MSR_ARCH_LBR_INFO_0 + 31:
4223 env->lbr_records[index - MSR_ARCH_LBR_INFO_0].info = msrs[i].data;
4224 break;
4225 }
4226 }
4227
4228 return 0;
4229 }
4230
4231 static int kvm_put_mp_state(X86CPU *cpu)
4232 {
4233 struct kvm_mp_state mp_state = { .mp_state = cpu->env.mp_state };
4234
4235 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_MP_STATE, &mp_state);
4236 }
4237
4238 static int kvm_get_mp_state(X86CPU *cpu)
4239 {
4240 CPUState *cs = CPU(cpu);
4241 CPUX86State *env = &cpu->env;
4242 struct kvm_mp_state mp_state;
4243 int ret;
4244
4245 ret = kvm_vcpu_ioctl(cs, KVM_GET_MP_STATE, &mp_state);
4246 if (ret < 0) {
4247 return ret;
4248 }
4249 env->mp_state = mp_state.mp_state;
4250 if (kvm_irqchip_in_kernel()) {
4251 cs->halted = (mp_state.mp_state == KVM_MP_STATE_HALTED);
4252 }
4253 return 0;
4254 }
4255
4256 static int kvm_get_apic(X86CPU *cpu)
4257 {
4258 DeviceState *apic = cpu->apic_state;
4259 struct kvm_lapic_state kapic;
4260 int ret;
4261
4262 if (apic && kvm_irqchip_in_kernel()) {
4263 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_LAPIC, &kapic);
4264 if (ret < 0) {
4265 return ret;
4266 }
4267
4268 kvm_get_apic_state(apic, &kapic);
4269 }
4270 return 0;
4271 }
4272
4273 static int kvm_put_vcpu_events(X86CPU *cpu, int level)
4274 {
4275 CPUState *cs = CPU(cpu);
4276 CPUX86State *env = &cpu->env;
4277 struct kvm_vcpu_events events = {};
4278
4279 if (!kvm_has_vcpu_events()) {
4280 return 0;
4281 }
4282
4283 events.flags = 0;
4284
4285 if (has_exception_payload) {
4286 events.flags |= KVM_VCPUEVENT_VALID_PAYLOAD;
4287 events.exception.pending = env->exception_pending;
4288 events.exception_has_payload = env->exception_has_payload;
4289 events.exception_payload = env->exception_payload;
4290 }
4291 events.exception.nr = env->exception_nr;
4292 events.exception.injected = env->exception_injected;
4293 events.exception.has_error_code = env->has_error_code;
4294 events.exception.error_code = env->error_code;
4295
4296 events.interrupt.injected = (env->interrupt_injected >= 0);
4297 events.interrupt.nr = env->interrupt_injected;
4298 events.interrupt.soft = env->soft_interrupt;
4299
4300 events.nmi.injected = env->nmi_injected;
4301 events.nmi.pending = env->nmi_pending;
4302 events.nmi.masked = !!(env->hflags2 & HF2_NMI_MASK);
4303
4304 events.sipi_vector = env->sipi_vector;
4305
4306 if (has_msr_smbase) {
4307 events.smi.smm = !!(env->hflags & HF_SMM_MASK);
4308 events.smi.smm_inside_nmi = !!(env->hflags2 & HF2_SMM_INSIDE_NMI_MASK);
4309 if (kvm_irqchip_in_kernel()) {
4310 /* As soon as these are moved to the kernel, remove them
4311 * from cs->interrupt_request.
4312 */
4313 events.smi.pending = cs->interrupt_request & CPU_INTERRUPT_SMI;
4314 events.smi.latched_init = cs->interrupt_request & CPU_INTERRUPT_INIT;
4315 cs->interrupt_request &= ~(CPU_INTERRUPT_INIT | CPU_INTERRUPT_SMI);
4316 } else {
4317 /* Keep these in cs->interrupt_request. */
4318 events.smi.pending = 0;
4319 events.smi.latched_init = 0;
4320 }
4321 /* Stop SMI delivery on old machine types to avoid a reboot
4322 * on an inward migration of an old VM.
4323 */
4324 if (!cpu->kvm_no_smi_migration) {
4325 events.flags |= KVM_VCPUEVENT_VALID_SMM;
4326 }
4327 }
4328
4329 if (level >= KVM_PUT_RESET_STATE) {
4330 events.flags |= KVM_VCPUEVENT_VALID_NMI_PENDING;
4331 if (env->mp_state == KVM_MP_STATE_SIPI_RECEIVED) {
4332 events.flags |= KVM_VCPUEVENT_VALID_SIPI_VECTOR;
4333 }
4334 }
4335
4336 if (has_triple_fault_event) {
4337 events.flags |= KVM_VCPUEVENT_VALID_TRIPLE_FAULT;
4338 events.triple_fault.pending = env->triple_fault_pending;
4339 }
4340
4341 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_VCPU_EVENTS, &events);
4342 }
4343
4344 static int kvm_get_vcpu_events(X86CPU *cpu)
4345 {
4346 CPUX86State *env = &cpu->env;
4347 struct kvm_vcpu_events events;
4348 int ret;
4349
4350 if (!kvm_has_vcpu_events()) {
4351 return 0;
4352 }
4353
4354 memset(&events, 0, sizeof(events));
4355 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_VCPU_EVENTS, &events);
4356 if (ret < 0) {
4357 return ret;
4358 }
4359
4360 if (events.flags & KVM_VCPUEVENT_VALID_PAYLOAD) {
4361 env->exception_pending = events.exception.pending;
4362 env->exception_has_payload = events.exception_has_payload;
4363 env->exception_payload = events.exception_payload;
4364 } else {
4365 env->exception_pending = 0;
4366 env->exception_has_payload = false;
4367 }
4368 env->exception_injected = events.exception.injected;
4369 env->exception_nr =
4370 (env->exception_pending || env->exception_injected) ?
4371 events.exception.nr : -1;
4372 env->has_error_code = events.exception.has_error_code;
4373 env->error_code = events.exception.error_code;
4374
4375 env->interrupt_injected =
4376 events.interrupt.injected ? events.interrupt.nr : -1;
4377 env->soft_interrupt = events.interrupt.soft;
4378
4379 env->nmi_injected = events.nmi.injected;
4380 env->nmi_pending = events.nmi.pending;
4381 if (events.nmi.masked) {
4382 env->hflags2 |= HF2_NMI_MASK;
4383 } else {
4384 env->hflags2 &= ~HF2_NMI_MASK;
4385 }
4386
4387 if (events.flags & KVM_VCPUEVENT_VALID_SMM) {
4388 if (events.smi.smm) {
4389 env->hflags |= HF_SMM_MASK;
4390 } else {
4391 env->hflags &= ~HF_SMM_MASK;
4392 }
4393 if (events.smi.pending) {
4394 cpu_interrupt(CPU(cpu), CPU_INTERRUPT_SMI);
4395 } else {
4396 cpu_reset_interrupt(CPU(cpu), CPU_INTERRUPT_SMI);
4397 }
4398 if (events.smi.smm_inside_nmi) {
4399 env->hflags2 |= HF2_SMM_INSIDE_NMI_MASK;
4400 } else {
4401 env->hflags2 &= ~HF2_SMM_INSIDE_NMI_MASK;
4402 }
4403 if (events.smi.latched_init) {
4404 cpu_interrupt(CPU(cpu), CPU_INTERRUPT_INIT);
4405 } else {
4406 cpu_reset_interrupt(CPU(cpu), CPU_INTERRUPT_INIT);
4407 }
4408 }
4409
4410 if (events.flags & KVM_VCPUEVENT_VALID_TRIPLE_FAULT) {
4411 env->triple_fault_pending = events.triple_fault.pending;
4412 }
4413
4414 env->sipi_vector = events.sipi_vector;
4415
4416 return 0;
4417 }
4418
4419 static int kvm_guest_debug_workarounds(X86CPU *cpu)
4420 {
4421 CPUState *cs = CPU(cpu);
4422 CPUX86State *env = &cpu->env;
4423 int ret = 0;
4424 unsigned long reinject_trap = 0;
4425
4426 if (!kvm_has_vcpu_events()) {
4427 if (env->exception_nr == EXCP01_DB) {
4428 reinject_trap = KVM_GUESTDBG_INJECT_DB;
4429 } else if (env->exception_injected == EXCP03_INT3) {
4430 reinject_trap = KVM_GUESTDBG_INJECT_BP;
4431 }
4432 kvm_reset_exception(env);
4433 }
4434
4435 /*
4436 * Kernels before KVM_CAP_X86_ROBUST_SINGLESTEP overwrote flags.TF
4437 * injected via SET_GUEST_DEBUG while updating GP regs. Work around this
4438 * by updating the debug state once again if single-stepping is on.
4439 * Another reason to call kvm_update_guest_debug here is a pending debug
4440 * trap raise by the guest. On kernels without SET_VCPU_EVENTS we have to
4441 * reinject them via SET_GUEST_DEBUG.
4442 */
4443 if (reinject_trap ||
4444 (!kvm_has_robust_singlestep() && cs->singlestep_enabled)) {
4445 ret = kvm_update_guest_debug(cs, reinject_trap);
4446 }
4447 return ret;
4448 }
4449
4450 static int kvm_put_debugregs(X86CPU *cpu)
4451 {
4452 CPUX86State *env = &cpu->env;
4453 struct kvm_debugregs dbgregs;
4454 int i;
4455
4456 if (!kvm_has_debugregs()) {
4457 return 0;
4458 }
4459
4460 memset(&dbgregs, 0, sizeof(dbgregs));
4461 for (i = 0; i < 4; i++) {
4462 dbgregs.db[i] = env->dr[i];
4463 }
4464 dbgregs.dr6 = env->dr[6];
4465 dbgregs.dr7 = env->dr[7];
4466 dbgregs.flags = 0;
4467
4468 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_DEBUGREGS, &dbgregs);
4469 }
4470
4471 static int kvm_get_debugregs(X86CPU *cpu)
4472 {
4473 CPUX86State *env = &cpu->env;
4474 struct kvm_debugregs dbgregs;
4475 int i, ret;
4476
4477 if (!kvm_has_debugregs()) {
4478 return 0;
4479 }
4480
4481 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_DEBUGREGS, &dbgregs);
4482 if (ret < 0) {
4483 return ret;
4484 }
4485 for (i = 0; i < 4; i++) {
4486 env->dr[i] = dbgregs.db[i];
4487 }
4488 env->dr[4] = env->dr[6] = dbgregs.dr6;
4489 env->dr[5] = env->dr[7] = dbgregs.dr7;
4490
4491 return 0;
4492 }
4493
4494 static int kvm_put_nested_state(X86CPU *cpu)
4495 {
4496 CPUX86State *env = &cpu->env;
4497 int max_nested_state_len = kvm_max_nested_state_length();
4498
4499 if (!env->nested_state) {
4500 return 0;
4501 }
4502
4503 /*
4504 * Copy flags that are affected by reset from env->hflags and env->hflags2.
4505 */
4506 if (env->hflags & HF_GUEST_MASK) {
4507 env->nested_state->flags |= KVM_STATE_NESTED_GUEST_MODE;
4508 } else {
4509 env->nested_state->flags &= ~KVM_STATE_NESTED_GUEST_MODE;
4510 }
4511
4512 /* Don't set KVM_STATE_NESTED_GIF_SET on VMX as it is illegal */
4513 if (cpu_has_svm(env) && (env->hflags2 & HF2_GIF_MASK)) {
4514 env->nested_state->flags |= KVM_STATE_NESTED_GIF_SET;
4515 } else {
4516 env->nested_state->flags &= ~KVM_STATE_NESTED_GIF_SET;
4517 }
4518
4519 assert(env->nested_state->size <= max_nested_state_len);
4520 return kvm_vcpu_ioctl(CPU(cpu), KVM_SET_NESTED_STATE, env->nested_state);
4521 }
4522
4523 static int kvm_get_nested_state(X86CPU *cpu)
4524 {
4525 CPUX86State *env = &cpu->env;
4526 int max_nested_state_len = kvm_max_nested_state_length();
4527 int ret;
4528
4529 if (!env->nested_state) {
4530 return 0;
4531 }
4532
4533 /*
4534 * It is possible that migration restored a smaller size into
4535 * nested_state->hdr.size than what our kernel support.
4536 * We preserve migration origin nested_state->hdr.size for
4537 * call to KVM_SET_NESTED_STATE but wish that our next call
4538 * to KVM_GET_NESTED_STATE will use max size our kernel support.
4539 */
4540 env->nested_state->size = max_nested_state_len;
4541
4542 ret = kvm_vcpu_ioctl(CPU(cpu), KVM_GET_NESTED_STATE, env->nested_state);
4543 if (ret < 0) {
4544 return ret;
4545 }
4546
4547 /*
4548 * Copy flags that are affected by reset to env->hflags and env->hflags2.
4549 */
4550 if (env->nested_state->flags & KVM_STATE_NESTED_GUEST_MODE) {
4551 env->hflags |= HF_GUEST_MASK;
4552 } else {
4553 env->hflags &= ~HF_GUEST_MASK;
4554 }
4555
4556 /* Keep HF2_GIF_MASK set on !SVM as x86_cpu_pending_interrupt() needs it */
4557 if (cpu_has_svm(env)) {
4558 if (env->nested_state->flags & KVM_STATE_NESTED_GIF_SET) {
4559 env->hflags2 |= HF2_GIF_MASK;
4560 } else {
4561 env->hflags2 &= ~HF2_GIF_MASK;
4562 }
4563 }
4564
4565 return ret;
4566 }
4567
4568 int kvm_arch_put_registers(CPUState *cpu, int level)
4569 {
4570 X86CPU *x86_cpu = X86_CPU(cpu);
4571 int ret;
4572
4573 assert(cpu_is_stopped(cpu) || qemu_cpu_is_self(cpu));
4574
4575 /*
4576 * Put MSR_IA32_FEATURE_CONTROL first, this ensures the VM gets out of VMX
4577 * root operation upon vCPU reset. kvm_put_msr_feature_control() should also
4578 * preceed kvm_put_nested_state() when 'real' nested state is set.
4579 */
4580 if (level >= KVM_PUT_RESET_STATE) {
4581 ret = kvm_put_msr_feature_control(x86_cpu);
4582 if (ret < 0) {
4583 return ret;
4584 }
4585 }
4586
4587 /* must be before kvm_put_nested_state so that EFER.SVME is set */
4588 ret = has_sregs2 ? kvm_put_sregs2(x86_cpu) : kvm_put_sregs(x86_cpu);
4589 if (ret < 0) {
4590 return ret;
4591 }
4592
4593 if (level >= KVM_PUT_RESET_STATE) {
4594 ret = kvm_put_nested_state(x86_cpu);
4595 if (ret < 0) {
4596 return ret;
4597 }
4598 }
4599
4600 if (level == KVM_PUT_FULL_STATE) {
4601 /* We don't check for kvm_arch_set_tsc_khz() errors here,
4602 * because TSC frequency mismatch shouldn't abort migration,
4603 * unless the user explicitly asked for a more strict TSC
4604 * setting (e.g. using an explicit "tsc-freq" option).
4605 */
4606 kvm_arch_set_tsc_khz(cpu);
4607 }
4608
4609 ret = kvm_getput_regs(x86_cpu, 1);
4610 if (ret < 0) {
4611 return ret;
4612 }
4613 ret = kvm_put_xsave(x86_cpu);
4614 if (ret < 0) {
4615 return ret;
4616 }
4617 ret = kvm_put_xcrs(x86_cpu);
4618 if (ret < 0) {
4619 return ret;
4620 }
4621 /* must be before kvm_put_msrs */
4622 ret = kvm_inject_mce_oldstyle(x86_cpu);
4623 if (ret < 0) {
4624 return ret;
4625 }
4626 ret = kvm_put_msrs(x86_cpu, level);
4627 if (ret < 0) {
4628 return ret;
4629 }
4630 ret = kvm_put_vcpu_events(x86_cpu, level);
4631 if (ret < 0) {
4632 return ret;
4633 }
4634 if (level >= KVM_PUT_RESET_STATE) {
4635 ret = kvm_put_mp_state(x86_cpu);
4636 if (ret < 0) {
4637 return ret;
4638 }
4639 }
4640
4641 ret = kvm_put_tscdeadline_msr(x86_cpu);
4642 if (ret < 0) {
4643 return ret;
4644 }
4645 ret = kvm_put_debugregs(x86_cpu);
4646 if (ret < 0) {
4647 return ret;
4648 }
4649 /* must be last */
4650 ret = kvm_guest_debug_workarounds(x86_cpu);
4651 if (ret < 0) {
4652 return ret;
4653 }
4654 return 0;
4655 }
4656
4657 int kvm_arch_get_registers(CPUState *cs)
4658 {
4659 X86CPU *cpu = X86_CPU(cs);
4660 int ret;
4661
4662 assert(cpu_is_stopped(cs) || qemu_cpu_is_self(cs));
4663
4664 ret = kvm_get_vcpu_events(cpu);
4665 if (ret < 0) {
4666 goto out;
4667 }
4668 /*
4669 * KVM_GET_MPSTATE can modify CS and RIP, call it before
4670 * KVM_GET_REGS and KVM_GET_SREGS.
4671 */
4672 ret = kvm_get_mp_state(cpu);
4673 if (ret < 0) {
4674 goto out;
4675 }
4676 ret = kvm_getput_regs(cpu, 0);
4677 if (ret < 0) {
4678 goto out;
4679 }
4680 ret = kvm_get_xsave(cpu);
4681 if (ret < 0) {
4682 goto out;
4683 }
4684 ret = kvm_get_xcrs(cpu);
4685 if (ret < 0) {
4686 goto out;
4687 }
4688 ret = has_sregs2 ? kvm_get_sregs2(cpu) : kvm_get_sregs(cpu);
4689 if (ret < 0) {
4690 goto out;
4691 }
4692 ret = kvm_get_msrs(cpu);
4693 if (ret < 0) {
4694 goto out;
4695 }
4696 ret = kvm_get_apic(cpu);
4697 if (ret < 0) {
4698 goto out;
4699 }
4700 ret = kvm_get_debugregs(cpu);
4701 if (ret < 0) {
4702 goto out;
4703 }
4704 ret = kvm_get_nested_state(cpu);
4705 if (ret < 0) {
4706 goto out;
4707 }
4708 ret = 0;
4709 out:
4710 cpu_sync_bndcs_hflags(&cpu->env);
4711 return ret;
4712 }
4713
4714 void kvm_arch_pre_run(CPUState *cpu, struct kvm_run *run)
4715 {
4716 X86CPU *x86_cpu = X86_CPU(cpu);
4717 CPUX86State *env = &x86_cpu->env;
4718 int ret;
4719
4720 /* Inject NMI */
4721 if (cpu->interrupt_request & (CPU_INTERRUPT_NMI | CPU_INTERRUPT_SMI)) {
4722 if (cpu->interrupt_request & CPU_INTERRUPT_NMI) {
4723 qemu_mutex_lock_iothread();
4724 cpu->interrupt_request &= ~CPU_INTERRUPT_NMI;
4725 qemu_mutex_unlock_iothread();
4726 DPRINTF("injected NMI\n");
4727 ret = kvm_vcpu_ioctl(cpu, KVM_NMI);
4728 if (ret < 0) {
4729 fprintf(stderr, "KVM: injection failed, NMI lost (%s)\n",
4730 strerror(-ret));
4731 }
4732 }
4733 if (cpu->interrupt_request & CPU_INTERRUPT_SMI) {
4734 qemu_mutex_lock_iothread();
4735 cpu->interrupt_request &= ~CPU_INTERRUPT_SMI;
4736 qemu_mutex_unlock_iothread();
4737 DPRINTF("injected SMI\n");
4738 ret = kvm_vcpu_ioctl(cpu, KVM_SMI);
4739 if (ret < 0) {
4740 fprintf(stderr, "KVM: injection failed, SMI lost (%s)\n",
4741 strerror(-ret));
4742 }
4743 }
4744 }
4745
4746 if (!kvm_pic_in_kernel()) {
4747 qemu_mutex_lock_iothread();
4748 }
4749
4750 /* Force the VCPU out of its inner loop to process any INIT requests
4751 * or (for userspace APIC, but it is cheap to combine the checks here)
4752 * pending TPR access reports.
4753 */
4754 if (cpu->interrupt_request & (CPU_INTERRUPT_INIT | CPU_INTERRUPT_TPR)) {
4755 if ((cpu->interrupt_request & CPU_INTERRUPT_INIT) &&
4756 !(env->hflags & HF_SMM_MASK)) {
4757 cpu->exit_request = 1;
4758 }
4759 if (cpu->interrupt_request & CPU_INTERRUPT_TPR) {
4760 cpu->exit_request = 1;
4761 }
4762 }
4763
4764 if (!kvm_pic_in_kernel()) {
4765 /* Try to inject an interrupt if the guest can accept it */
4766 if (run->ready_for_interrupt_injection &&
4767 (cpu->interrupt_request & CPU_INTERRUPT_HARD) &&
4768 (env->eflags & IF_MASK)) {
4769 int irq;
4770
4771 cpu->interrupt_request &= ~CPU_INTERRUPT_HARD;
4772 irq = cpu_get_pic_interrupt(env);
4773 if (irq >= 0) {
4774 struct kvm_interrupt intr;
4775
4776 intr.irq = irq;
4777 DPRINTF("injected interrupt %d\n", irq);
4778 ret = kvm_vcpu_ioctl(cpu, KVM_INTERRUPT, &intr);
4779 if (ret < 0) {
4780 fprintf(stderr,
4781 "KVM: injection failed, interrupt lost (%s)\n",
4782 strerror(-ret));
4783 }
4784 }
4785 }
4786
4787 /* If we have an interrupt but the guest is not ready to receive an
4788 * interrupt, request an interrupt window exit. This will
4789 * cause a return to userspace as soon as the guest is ready to
4790 * receive interrupts. */
4791 if ((cpu->interrupt_request & CPU_INTERRUPT_HARD)) {
4792 run->request_interrupt_window = 1;
4793 } else {
4794 run->request_interrupt_window = 0;
4795 }
4796
4797 DPRINTF("setting tpr\n");
4798 run->cr8 = cpu_get_apic_tpr(x86_cpu->apic_state);
4799
4800 qemu_mutex_unlock_iothread();
4801 }
4802 }
4803
4804 static void kvm_rate_limit_on_bus_lock(void)
4805 {
4806 uint64_t delay_ns = ratelimit_calculate_delay(&bus_lock_ratelimit_ctrl, 1);
4807
4808 if (delay_ns) {
4809 g_usleep(delay_ns / SCALE_US);
4810 }
4811 }
4812
4813 MemTxAttrs kvm_arch_post_run(CPUState *cpu, struct kvm_run *run)
4814 {
4815 X86CPU *x86_cpu = X86_CPU(cpu);
4816 CPUX86State *env = &x86_cpu->env;
4817
4818 if (run->flags & KVM_RUN_X86_SMM) {
4819 env->hflags |= HF_SMM_MASK;
4820 } else {
4821 env->hflags &= ~HF_SMM_MASK;
4822 }
4823 if (run->if_flag) {
4824 env->eflags |= IF_MASK;
4825 } else {
4826 env->eflags &= ~IF_MASK;
4827 }
4828 if (run->flags & KVM_RUN_X86_BUS_LOCK) {
4829 kvm_rate_limit_on_bus_lock();
4830 }
4831
4832 /* We need to protect the apic state against concurrent accesses from
4833 * different threads in case the userspace irqchip is used. */
4834 if (!kvm_irqchip_in_kernel()) {
4835 qemu_mutex_lock_iothread();
4836 }
4837 cpu_set_apic_tpr(x86_cpu->apic_state, run->cr8);
4838 cpu_set_apic_base(x86_cpu->apic_state, run->apic_base);
4839 if (!kvm_irqchip_in_kernel()) {
4840 qemu_mutex_unlock_iothread();
4841 }
4842 return cpu_get_mem_attrs(env);
4843 }
4844
4845 int kvm_arch_process_async_events(CPUState *cs)
4846 {
4847 X86CPU *cpu = X86_CPU(cs);
4848 CPUX86State *env = &cpu->env;
4849
4850 if (cs->interrupt_request & CPU_INTERRUPT_MCE) {
4851 /* We must not raise CPU_INTERRUPT_MCE if it's not supported. */
4852 assert(env->mcg_cap);
4853
4854 cs->interrupt_request &= ~CPU_INTERRUPT_MCE;
4855
4856 kvm_cpu_synchronize_state(cs);
4857
4858 if (env->exception_nr == EXCP08_DBLE) {
4859 /* this means triple fault */
4860 qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
4861 cs->exit_request = 1;
4862 return 0;
4863 }
4864 kvm_queue_exception(env, EXCP12_MCHK, 0, 0);
4865 env->has_error_code = 0;
4866
4867 cs->halted = 0;
4868 if (kvm_irqchip_in_kernel() && env->mp_state == KVM_MP_STATE_HALTED) {
4869 env->mp_state = KVM_MP_STATE_RUNNABLE;
4870 }
4871 }
4872
4873 if ((cs->interrupt_request & CPU_INTERRUPT_INIT) &&
4874 !(env->hflags & HF_SMM_MASK)) {
4875 kvm_cpu_synchronize_state(cs);
4876 do_cpu_init(cpu);
4877 }
4878
4879 if (kvm_irqchip_in_kernel()) {
4880 return 0;
4881 }
4882
4883 if (cs->interrupt_request & CPU_INTERRUPT_POLL) {
4884 cs->interrupt_request &= ~CPU_INTERRUPT_POLL;
4885 apic_poll_irq(cpu->apic_state);
4886 }
4887 if (((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
4888 (env->eflags & IF_MASK)) ||
4889 (cs->interrupt_request & CPU_INTERRUPT_NMI)) {
4890 cs->halted = 0;
4891 }
4892 if (cs->interrupt_request & CPU_INTERRUPT_SIPI) {
4893 kvm_cpu_synchronize_state(cs);
4894 do_cpu_sipi(cpu);
4895 }
4896 if (cs->interrupt_request & CPU_INTERRUPT_TPR) {
4897 cs->interrupt_request &= ~CPU_INTERRUPT_TPR;
4898 kvm_cpu_synchronize_state(cs);
4899 apic_handle_tpr_access_report(cpu->apic_state, env->eip,
4900 env->tpr_access_type);
4901 }
4902
4903 return cs->halted;
4904 }
4905
4906 static int kvm_handle_halt(X86CPU *cpu)
4907 {
4908 CPUState *cs = CPU(cpu);
4909 CPUX86State *env = &cpu->env;
4910
4911 if (!((cs->interrupt_request & CPU_INTERRUPT_HARD) &&
4912 (env->eflags & IF_MASK)) &&
4913 !(cs->interrupt_request & CPU_INTERRUPT_NMI)) {
4914 cs->halted = 1;
4915 return EXCP_HLT;
4916 }
4917
4918 return 0;
4919 }
4920
4921 static int kvm_handle_tpr_access(X86CPU *cpu)
4922 {
4923 CPUState *cs = CPU(cpu);
4924 struct kvm_run *run = cs->kvm_run;
4925
4926 apic_handle_tpr_access_report(cpu->apic_state, run->tpr_access.rip,
4927 run->tpr_access.is_write ? TPR_ACCESS_WRITE
4928 : TPR_ACCESS_READ);
4929 return 1;
4930 }
4931
4932 int kvm_arch_insert_sw_breakpoint(CPUState *cs, struct kvm_sw_breakpoint *bp)
4933 {
4934 static const uint8_t int3 = 0xcc;
4935
4936 if (cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&bp->saved_insn, 1, 0) ||
4937 cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&int3, 1, 1)) {
4938 return -EINVAL;
4939 }
4940 return 0;
4941 }
4942
4943 int kvm_arch_remove_sw_breakpoint(CPUState *cs, struct kvm_sw_breakpoint *bp)
4944 {
4945 uint8_t int3;
4946
4947 if (cpu_memory_rw_debug(cs, bp->pc, &int3, 1, 0)) {
4948 return -EINVAL;
4949 }
4950 if (int3 != 0xcc) {
4951 return 0;
4952 }
4953 if (cpu_memory_rw_debug(cs, bp->pc, (uint8_t *)&bp->saved_insn, 1, 1)) {
4954 return -EINVAL;
4955 }
4956 return 0;
4957 }
4958
4959 static struct {
4960 target_ulong addr;
4961 int len;
4962 int type;
4963 } hw_breakpoint[4];
4964
4965 static int nb_hw_breakpoint;
4966
4967 static int find_hw_breakpoint(target_ulong addr, int len, int type)
4968 {
4969 int n;
4970
4971 for (n = 0; n < nb_hw_breakpoint; n++) {
4972 if (hw_breakpoint[n].addr == addr && hw_breakpoint[n].type == type &&
4973 (hw_breakpoint[n].len == len || len == -1)) {
4974 return n;
4975 }
4976 }
4977 return -1;
4978 }
4979
4980 int kvm_arch_insert_hw_breakpoint(target_ulong addr,
4981 target_ulong len, int type)
4982 {
4983 switch (type) {
4984 case GDB_BREAKPOINT_HW:
4985 len = 1;
4986 break;
4987 case GDB_WATCHPOINT_WRITE:
4988 case GDB_WATCHPOINT_ACCESS:
4989 switch (len) {
4990 case 1:
4991 break;
4992 case 2:
4993 case 4:
4994 case 8:
4995 if (addr & (len - 1)) {
4996 return -EINVAL;
4997 }
4998 break;
4999 default:
5000 return -EINVAL;
5001 }
5002 break;
5003 default:
5004 return -ENOSYS;
5005 }
5006
5007 if (nb_hw_breakpoint == 4) {
5008 return -ENOBUFS;
5009 }
5010 if (find_hw_breakpoint(addr, len, type) >= 0) {
5011 return -EEXIST;
5012 }
5013 hw_breakpoint[nb_hw_breakpoint].addr = addr;
5014 hw_breakpoint[nb_hw_breakpoint].len = len;
5015 hw_breakpoint[nb_hw_breakpoint].type = type;
5016 nb_hw_breakpoint++;
5017
5018 return 0;
5019 }
5020
5021 int kvm_arch_remove_hw_breakpoint(target_ulong addr,
5022 target_ulong len, int type)
5023 {
5024 int n;
5025
5026 n = find_hw_breakpoint(addr, (type == GDB_BREAKPOINT_HW) ? 1 : len, type);
5027 if (n < 0) {
5028 return -ENOENT;
5029 }
5030 nb_hw_breakpoint--;
5031 hw_breakpoint[n] = hw_breakpoint[nb_hw_breakpoint];
5032
5033 return 0;
5034 }
5035
5036 void kvm_arch_remove_all_hw_breakpoints(void)
5037 {
5038 nb_hw_breakpoint = 0;
5039 }
5040
5041 static CPUWatchpoint hw_watchpoint;
5042
5043 static int kvm_handle_debug(X86CPU *cpu,
5044 struct kvm_debug_exit_arch *arch_info)
5045 {
5046 CPUState *cs = CPU(cpu);
5047 CPUX86State *env = &cpu->env;
5048 int ret = 0;
5049 int n;
5050
5051 if (arch_info->exception == EXCP01_DB) {
5052 if (arch_info->dr6 & DR6_BS) {
5053 if (cs->singlestep_enabled) {
5054 ret = EXCP_DEBUG;
5055 }
5056 } else {
5057 for (n = 0; n < 4; n++) {
5058 if (arch_info->dr6 & (1 << n)) {
5059 switch ((arch_info->dr7 >> (16 + n*4)) & 0x3) {
5060 case 0x0:
5061 ret = EXCP_DEBUG;
5062 break;
5063 case 0x1:
5064 ret = EXCP_DEBUG;
5065 cs->watchpoint_hit = &hw_watchpoint;
5066 hw_watchpoint.vaddr = hw_breakpoint[n].addr;
5067 hw_watchpoint.flags = BP_MEM_WRITE;
5068 break;
5069 case 0x3:
5070 ret = EXCP_DEBUG;
5071 cs->watchpoint_hit = &hw_watchpoint;
5072 hw_watchpoint.vaddr = hw_breakpoint[n].addr;
5073 hw_watchpoint.flags = BP_MEM_ACCESS;
5074 break;
5075 }
5076 }
5077 }
5078 }
5079 } else if (kvm_find_sw_breakpoint(cs, arch_info->pc)) {
5080 ret = EXCP_DEBUG;
5081 }
5082 if (ret == 0) {
5083 cpu_synchronize_state(cs);
5084 assert(env->exception_nr == -1);
5085
5086 /* pass to guest */
5087 kvm_queue_exception(env, arch_info->exception,
5088 arch_info->exception == EXCP01_DB,
5089 arch_info->dr6);
5090 env->has_error_code = 0;
5091 }
5092
5093 return ret;
5094 }
5095
5096 void kvm_arch_update_guest_debug(CPUState *cpu, struct kvm_guest_debug *dbg)
5097 {
5098 const uint8_t type_code[] = {
5099 [GDB_BREAKPOINT_HW] = 0x0,
5100 [GDB_WATCHPOINT_WRITE] = 0x1,
5101 [GDB_WATCHPOINT_ACCESS] = 0x3
5102 };
5103 const uint8_t len_code[] = {
5104 [1] = 0x0, [2] = 0x1, [4] = 0x3, [8] = 0x2
5105 };
5106 int n;
5107
5108 if (kvm_sw_breakpoints_active(cpu)) {
5109 dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP;
5110 }
5111 if (nb_hw_breakpoint > 0) {
5112 dbg->control |= KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_HW_BP;
5113 dbg->arch.debugreg[7] = 0x0600;
5114 for (n = 0; n < nb_hw_breakpoint; n++) {
5115 dbg->arch.debugreg[n] = hw_breakpoint[n].addr;
5116 dbg->arch.debugreg[7] |= (2 << (n * 2)) |
5117 (type_code[hw_breakpoint[n].type] << (16 + n*4)) |
5118 ((uint32_t)len_code[hw_breakpoint[n].len] << (18 + n*4));
5119 }
5120 }
5121 }
5122
5123 static bool kvm_install_msr_filters(KVMState *s)
5124 {
5125 uint64_t zero = 0;
5126 struct kvm_msr_filter filter = {
5127 .flags = KVM_MSR_FILTER_DEFAULT_ALLOW,
5128 };
5129 int r, i, j = 0;
5130
5131 for (i = 0; i < KVM_MSR_FILTER_MAX_RANGES; i++) {
5132 KVMMSRHandlers *handler = &msr_handlers[i];
5133 if (handler->msr) {
5134 struct kvm_msr_filter_range *range = &filter.ranges[j++];
5135
5136 *range = (struct kvm_msr_filter_range) {
5137 .flags = 0,
5138 .nmsrs = 1,
5139 .base = handler->msr,
5140 .bitmap = (__u8 *)&zero,
5141 };
5142
5143 if (handler->rdmsr) {
5144 range->flags |= KVM_MSR_FILTER_READ;
5145 }
5146
5147 if (handler->wrmsr) {
5148 range->flags |= KVM_MSR_FILTER_WRITE;
5149 }
5150 }
5151 }
5152
5153 r = kvm_vm_ioctl(s, KVM_X86_SET_MSR_FILTER, &filter);
5154 if (r) {
5155 return false;
5156 }
5157
5158 return true;
5159 }
5160
5161 bool kvm_filter_msr(KVMState *s, uint32_t msr, QEMURDMSRHandler *rdmsr,
5162 QEMUWRMSRHandler *wrmsr)
5163 {
5164 int i;
5165
5166 for (i = 0; i < ARRAY_SIZE(msr_handlers); i++) {
5167 if (!msr_handlers[i].msr) {
5168 msr_handlers[i] = (KVMMSRHandlers) {
5169 .msr = msr,
5170 .rdmsr = rdmsr,
5171 .wrmsr = wrmsr,
5172 };
5173
5174 if (!kvm_install_msr_filters(s)) {
5175 msr_handlers[i] = (KVMMSRHandlers) { };
5176 return false;
5177 }
5178
5179 return true;
5180 }
5181 }
5182
5183 return false;
5184 }
5185
5186 static int kvm_handle_rdmsr(X86CPU *cpu, struct kvm_run *run)
5187 {
5188 int i;
5189 bool r;
5190
5191 for (i = 0; i < ARRAY_SIZE(msr_handlers); i++) {
5192 KVMMSRHandlers *handler = &msr_handlers[i];
5193 if (run->msr.index == handler->msr) {
5194 if (handler->rdmsr) {
5195 r = handler->rdmsr(cpu, handler->msr,
5196 (uint64_t *)&run->msr.data);
5197 run->msr.error = r ? 0 : 1;
5198 return 0;
5199 }
5200 }
5201 }
5202
5203 assert(false);
5204 }
5205
5206 static int kvm_handle_wrmsr(X86CPU *cpu, struct kvm_run *run)
5207 {
5208 int i;
5209 bool r;
5210
5211 for (i = 0; i < ARRAY_SIZE(msr_handlers); i++) {
5212 KVMMSRHandlers *handler = &msr_handlers[i];
5213 if (run->msr.index == handler->msr) {
5214 if (handler->wrmsr) {
5215 r = handler->wrmsr(cpu, handler->msr, run->msr.data);
5216 run->msr.error = r ? 0 : 1;
5217 return 0;
5218 }
5219 }
5220 }
5221
5222 assert(false);
5223 }
5224
5225 static bool has_sgx_provisioning;
5226
5227 static bool __kvm_enable_sgx_provisioning(KVMState *s)
5228 {
5229 int fd, ret;
5230
5231 if (!kvm_vm_check_extension(s, KVM_CAP_SGX_ATTRIBUTE)) {
5232 return false;
5233 }
5234
5235 fd = qemu_open_old("/dev/sgx_provision", O_RDONLY);
5236 if (fd < 0) {
5237 return false;
5238 }
5239
5240 ret = kvm_vm_enable_cap(s, KVM_CAP_SGX_ATTRIBUTE, 0, fd);
5241 if (ret) {
5242 error_report("Could not enable SGX PROVISIONKEY: %s", strerror(-ret));
5243 exit(1);
5244 }
5245 close(fd);
5246 return true;
5247 }
5248
5249 bool kvm_enable_sgx_provisioning(KVMState *s)
5250 {
5251 return MEMORIZE(__kvm_enable_sgx_provisioning(s), has_sgx_provisioning);
5252 }
5253
5254 static bool host_supports_vmx(void)
5255 {
5256 uint32_t ecx, unused;
5257
5258 host_cpuid(1, 0, &unused, &unused, &ecx, &unused);
5259 return ecx & CPUID_EXT_VMX;
5260 }
5261
5262 #define VMX_INVALID_GUEST_STATE 0x80000021
5263
5264 int kvm_arch_handle_exit(CPUState *cs, struct kvm_run *run)
5265 {
5266 X86CPU *cpu = X86_CPU(cs);
5267 uint64_t code;
5268 int ret;
5269 bool ctx_invalid;
5270 char str[256];
5271 KVMState *state;
5272
5273 switch (run->exit_reason) {
5274 case KVM_EXIT_HLT:
5275 DPRINTF("handle_hlt\n");
5276 qemu_mutex_lock_iothread();
5277 ret = kvm_handle_halt(cpu);
5278 qemu_mutex_unlock_iothread();
5279 break;
5280 case KVM_EXIT_SET_TPR:
5281 ret = 0;
5282 break;
5283 case KVM_EXIT_TPR_ACCESS:
5284 qemu_mutex_lock_iothread();
5285 ret = kvm_handle_tpr_access(cpu);
5286 qemu_mutex_unlock_iothread();
5287 break;
5288 case KVM_EXIT_FAIL_ENTRY:
5289 code = run->fail_entry.hardware_entry_failure_reason;
5290 fprintf(stderr, "KVM: entry failed, hardware error 0x%" PRIx64 "\n",
5291 code);
5292 if (host_supports_vmx() && code == VMX_INVALID_GUEST_STATE) {
5293 fprintf(stderr,
5294 "\nIf you're running a guest on an Intel machine without "
5295 "unrestricted mode\n"
5296 "support, the failure can be most likely due to the guest "
5297 "entering an invalid\n"
5298 "state for Intel VT. For example, the guest maybe running "
5299 "in big real mode\n"
5300 "which is not supported on less recent Intel processors."
5301 "\n\n");
5302 }
5303 ret = -1;
5304 break;
5305 case KVM_EXIT_EXCEPTION:
5306 fprintf(stderr, "KVM: exception %d exit (error code 0x%x)\n",
5307 run->ex.exception, run->ex.error_code);
5308 ret = -1;
5309 break;
5310 case KVM_EXIT_DEBUG:
5311 DPRINTF("kvm_exit_debug\n");
5312 qemu_mutex_lock_iothread();
5313 ret = kvm_handle_debug(cpu, &run->debug.arch);
5314 qemu_mutex_unlock_iothread();
5315 break;
5316 case KVM_EXIT_HYPERV:
5317 ret = kvm_hv_handle_exit(cpu, &run->hyperv);
5318 break;
5319 case KVM_EXIT_IOAPIC_EOI:
5320 ioapic_eoi_broadcast(run->eoi.vector);
5321 ret = 0;
5322 break;
5323 case KVM_EXIT_X86_BUS_LOCK:
5324 /* already handled in kvm_arch_post_run */
5325 ret = 0;
5326 break;
5327 case KVM_EXIT_NOTIFY:
5328 ctx_invalid = !!(run->notify.flags & KVM_NOTIFY_CONTEXT_INVALID);
5329 state = KVM_STATE(current_accel());
5330 sprintf(str, "Encounter a notify exit with %svalid context in"
5331 " guest. There can be possible misbehaves in guest."
5332 " Please have a look.", ctx_invalid ? "in" : "");
5333 if (ctx_invalid ||
5334 state->notify_vmexit == NOTIFY_VMEXIT_OPTION_INTERNAL_ERROR) {
5335 warn_report("KVM internal error: %s", str);
5336 ret = -1;
5337 } else {
5338 warn_report_once("KVM: %s", str);
5339 ret = 0;
5340 }
5341 break;
5342 case KVM_EXIT_X86_RDMSR:
5343 /* We only enable MSR filtering, any other exit is bogus */
5344 assert(run->msr.reason == KVM_MSR_EXIT_REASON_FILTER);
5345 ret = kvm_handle_rdmsr(cpu, run);
5346 break;
5347 case KVM_EXIT_X86_WRMSR:
5348 /* We only enable MSR filtering, any other exit is bogus */
5349 assert(run->msr.reason == KVM_MSR_EXIT_REASON_FILTER);
5350 ret = kvm_handle_wrmsr(cpu, run);
5351 break;
5352 default:
5353 fprintf(stderr, "KVM: unknown exit reason %d\n", run->exit_reason);
5354 ret = -1;
5355 break;
5356 }
5357
5358 return ret;
5359 }
5360
5361 bool kvm_arch_stop_on_emulation_error(CPUState *cs)
5362 {
5363 X86CPU *cpu = X86_CPU(cs);
5364 CPUX86State *env = &cpu->env;
5365
5366 kvm_cpu_synchronize_state(cs);
5367 return !(env->cr[0] & CR0_PE_MASK) ||
5368 ((env->segs[R_CS].selector & 3) != 3);
5369 }
5370
5371 void kvm_arch_init_irq_routing(KVMState *s)
5372 {
5373 /* We know at this point that we're using the in-kernel
5374 * irqchip, so we can use irqfds, and on x86 we know
5375 * we can use msi via irqfd and GSI routing.
5376 */
5377 kvm_msi_via_irqfd_allowed = true;
5378 kvm_gsi_routing_allowed = true;
5379
5380 if (kvm_irqchip_is_split()) {
5381 KVMRouteChange c = kvm_irqchip_begin_route_changes(s);
5382 int i;
5383
5384 /* If the ioapic is in QEMU and the lapics are in KVM, reserve
5385 MSI routes for signaling interrupts to the local apics. */
5386 for (i = 0; i < IOAPIC_NUM_PINS; i++) {
5387 if (kvm_irqchip_add_msi_route(&c, 0, NULL) < 0) {
5388 error_report("Could not enable split IRQ mode.");
5389 exit(1);
5390 }
5391 }
5392 kvm_irqchip_commit_route_changes(&c);
5393 }
5394 }
5395
5396 int kvm_arch_irqchip_create(KVMState *s)
5397 {
5398 int ret;
5399 if (kvm_kernel_irqchip_split()) {
5400 ret = kvm_vm_enable_cap(s, KVM_CAP_SPLIT_IRQCHIP, 0, 24);
5401 if (ret) {
5402 error_report("Could not enable split irqchip mode: %s",
5403 strerror(-ret));
5404 exit(1);
5405 } else {
5406 DPRINTF("Enabled KVM_CAP_SPLIT_IRQCHIP\n");
5407 kvm_split_irqchip = true;
5408 return 1;
5409 }
5410 } else {
5411 return 0;
5412 }
5413 }
5414
5415 uint64_t kvm_swizzle_msi_ext_dest_id(uint64_t address)
5416 {
5417 CPUX86State *env;
5418 uint64_t ext_id;
5419
5420 if (!first_cpu) {
5421 return address;
5422 }
5423 env = &X86_CPU(first_cpu)->env;
5424 if (!(env->features[FEAT_KVM] & (1 << KVM_FEATURE_MSI_EXT_DEST_ID))) {
5425 return address;
5426 }
5427
5428 /*
5429 * If the remappable format bit is set, or the upper bits are
5430 * already set in address_hi, or the low extended bits aren't
5431 * there anyway, do nothing.
5432 */
5433 ext_id = address & (0xff << MSI_ADDR_DEST_IDX_SHIFT);
5434 if (!ext_id || (ext_id & (1 << MSI_ADDR_DEST_IDX_SHIFT)) || (address >> 32)) {
5435 return address;
5436 }
5437
5438 address &= ~ext_id;
5439 address |= ext_id << 35;
5440 return address;
5441 }
5442
5443 int kvm_arch_fixup_msi_route(struct kvm_irq_routing_entry *route,
5444 uint64_t address, uint32_t data, PCIDevice *dev)
5445 {
5446 X86IOMMUState *iommu = x86_iommu_get_default();
5447
5448 if (iommu) {
5449 X86IOMMUClass *class = X86_IOMMU_DEVICE_GET_CLASS(iommu);
5450
5451 if (class->int_remap) {
5452 int ret;
5453 MSIMessage src, dst;
5454
5455 src.address = route->u.msi.address_hi;
5456 src.address <<= VTD_MSI_ADDR_HI_SHIFT;
5457 src.address |= route->u.msi.address_lo;
5458 src.data = route->u.msi.data;
5459
5460 ret = class->int_remap(iommu, &src, &dst, dev ? \
5461 pci_requester_id(dev) : \
5462 X86_IOMMU_SID_INVALID);
5463 if (ret) {
5464 trace_kvm_x86_fixup_msi_error(route->gsi);
5465 return 1;
5466 }
5467
5468 /*
5469 * Handled untranslated compatibilty format interrupt with
5470 * extended destination ID in the low bits 11-5. */
5471 dst.address = kvm_swizzle_msi_ext_dest_id(dst.address);
5472
5473 route->u.msi.address_hi = dst.address >> VTD_MSI_ADDR_HI_SHIFT;
5474 route->u.msi.address_lo = dst.address & VTD_MSI_ADDR_LO_MASK;
5475 route->u.msi.data = dst.data;
5476 return 0;
5477 }
5478 }
5479
5480 address = kvm_swizzle_msi_ext_dest_id(address);
5481 route->u.msi.address_hi = address >> VTD_MSI_ADDR_HI_SHIFT;
5482 route->u.msi.address_lo = address & VTD_MSI_ADDR_LO_MASK;
5483 return 0;
5484 }
5485
5486 typedef struct MSIRouteEntry MSIRouteEntry;
5487
5488 struct MSIRouteEntry {
5489 PCIDevice *dev; /* Device pointer */
5490 int vector; /* MSI/MSIX vector index */
5491 int virq; /* Virtual IRQ index */
5492 QLIST_ENTRY(MSIRouteEntry) list;
5493 };
5494
5495 /* List of used GSI routes */
5496 static QLIST_HEAD(, MSIRouteEntry) msi_route_list = \
5497 QLIST_HEAD_INITIALIZER(msi_route_list);
5498
5499 static void kvm_update_msi_routes_all(void *private, bool global,
5500 uint32_t index, uint32_t mask)
5501 {
5502 int cnt = 0, vector;
5503 MSIRouteEntry *entry;
5504 MSIMessage msg;
5505 PCIDevice *dev;
5506
5507 /* TODO: explicit route update */
5508 QLIST_FOREACH(entry, &msi_route_list, list) {
5509 cnt++;
5510 vector = entry->vector;
5511 dev = entry->dev;
5512 if (msix_enabled(dev) && !msix_is_masked(dev, vector)) {
5513 msg = msix_get_message(dev, vector);
5514 } else if (msi_enabled(dev) && !msi_is_masked(dev, vector)) {
5515 msg = msi_get_message(dev, vector);
5516 } else {
5517 /*
5518 * Either MSI/MSIX is disabled for the device, or the
5519 * specific message was masked out. Skip this one.
5520 */
5521 continue;
5522 }
5523 kvm_irqchip_update_msi_route(kvm_state, entry->virq, msg, dev);
5524 }
5525 kvm_irqchip_commit_routes(kvm_state);
5526 trace_kvm_x86_update_msi_routes(cnt);
5527 }
5528
5529 int kvm_arch_add_msi_route_post(struct kvm_irq_routing_entry *route,
5530 int vector, PCIDevice *dev)
5531 {
5532 static bool notify_list_inited = false;
5533 MSIRouteEntry *entry;
5534
5535 if (!dev) {
5536 /* These are (possibly) IOAPIC routes only used for split
5537 * kernel irqchip mode, while what we are housekeeping are
5538 * PCI devices only. */
5539 return 0;
5540 }
5541
5542 entry = g_new0(MSIRouteEntry, 1);
5543 entry->dev = dev;
5544 entry->vector = vector;
5545 entry->virq = route->gsi;
5546 QLIST_INSERT_HEAD(&msi_route_list, entry, list);
5547
5548 trace_kvm_x86_add_msi_route(route->gsi);
5549
5550 if (!notify_list_inited) {
5551 /* For the first time we do add route, add ourselves into
5552 * IOMMU's IEC notify list if needed. */
5553 X86IOMMUState *iommu = x86_iommu_get_default();
5554 if (iommu) {
5555 x86_iommu_iec_register_notifier(iommu,
5556 kvm_update_msi_routes_all,
5557 NULL);
5558 }
5559 notify_list_inited = true;
5560 }
5561 return 0;
5562 }
5563
5564 int kvm_arch_release_virq_post(int virq)
5565 {
5566 MSIRouteEntry *entry, *next;
5567 QLIST_FOREACH_SAFE(entry, &msi_route_list, list, next) {
5568 if (entry->virq == virq) {
5569 trace_kvm_x86_remove_msi_route(virq);
5570 QLIST_REMOVE(entry, list);
5571 g_free(entry);
5572 break;
5573 }
5574 }
5575 return 0;
5576 }
5577
5578 int kvm_arch_msi_data_to_gsi(uint32_t data)
5579 {
5580 abort();
5581 }
5582
5583 bool kvm_has_waitpkg(void)
5584 {
5585 return has_msr_umwait;
5586 }
5587
5588 bool kvm_arch_cpu_check_are_resettable(void)
5589 {
5590 return !sev_es_enabled();
5591 }
5592
5593 #define ARCH_REQ_XCOMP_GUEST_PERM 0x1025
5594
5595 void kvm_request_xsave_components(X86CPU *cpu, uint64_t mask)
5596 {
5597 KVMState *s = kvm_state;
5598 uint64_t supported;
5599
5600 mask &= XSTATE_DYNAMIC_MASK;
5601 if (!mask) {
5602 return;
5603 }
5604 /*
5605 * Just ignore bits that are not in CPUID[EAX=0xD,ECX=0].
5606 * ARCH_REQ_XCOMP_GUEST_PERM would fail, and QEMU has warned
5607 * about them already because they are not supported features.
5608 */
5609 supported = kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EAX);
5610 supported |= (uint64_t)kvm_arch_get_supported_cpuid(s, 0xd, 0, R_EDX) << 32;
5611 mask &= supported;
5612
5613 while (mask) {
5614 int bit = ctz64(mask);
5615 int rc = syscall(SYS_arch_prctl, ARCH_REQ_XCOMP_GUEST_PERM, bit);
5616 if (rc) {
5617 /*
5618 * Older kernel version (<5.17) do not support
5619 * ARCH_REQ_XCOMP_GUEST_PERM, but also do not return
5620 * any dynamic feature from kvm_arch_get_supported_cpuid.
5621 */
5622 warn_report("prctl(ARCH_REQ_XCOMP_GUEST_PERM) failure "
5623 "for feature bit %d", bit);
5624 }
5625 mask &= ~BIT_ULL(bit);
5626 }
5627 }
5628
5629 static int kvm_arch_get_notify_vmexit(Object *obj, Error **errp)
5630 {
5631 KVMState *s = KVM_STATE(obj);
5632 return s->notify_vmexit;
5633 }
5634
5635 static void kvm_arch_set_notify_vmexit(Object *obj, int value, Error **errp)
5636 {
5637 KVMState *s = KVM_STATE(obj);
5638
5639 if (s->fd != -1) {
5640 error_setg(errp, "Cannot set properties after the accelerator has been initialized");
5641 return;
5642 }
5643
5644 s->notify_vmexit = value;
5645 }
5646
5647 static void kvm_arch_get_notify_window(Object *obj, Visitor *v,
5648 const char *name, void *opaque,
5649 Error **errp)
5650 {
5651 KVMState *s = KVM_STATE(obj);
5652 uint32_t value = s->notify_window;
5653
5654 visit_type_uint32(v, name, &value, errp);
5655 }
5656
5657 static void kvm_arch_set_notify_window(Object *obj, Visitor *v,
5658 const char *name, void *opaque,
5659 Error **errp)
5660 {
5661 KVMState *s = KVM_STATE(obj);
5662 Error *error = NULL;
5663 uint32_t value;
5664
5665 if (s->fd != -1) {
5666 error_setg(errp, "Cannot set properties after the accelerator has been initialized");
5667 return;
5668 }
5669
5670 visit_type_uint32(v, name, &value, &error);
5671 if (error) {
5672 error_propagate(errp, error);
5673 return;
5674 }
5675
5676 s->notify_window = value;
5677 }
5678
5679 void kvm_arch_accel_class_init(ObjectClass *oc)
5680 {
5681 object_class_property_add_enum(oc, "notify-vmexit", "NotifyVMexitOption",
5682 &NotifyVmexitOption_lookup,
5683 kvm_arch_get_notify_vmexit,
5684 kvm_arch_set_notify_vmexit);
5685 object_class_property_set_description(oc, "notify-vmexit",
5686 "Enable notify VM exit");
5687
5688 object_class_property_add(oc, "notify-window", "uint32",
5689 kvm_arch_get_notify_window,
5690 kvm_arch_set_notify_window,
5691 NULL, NULL);
5692 object_class_property_set_description(oc, "notify-window",
5693 "Clock cycles without an event window "
5694 "after which a notification VM exit occurs");
5695 }
QEMU mirror