2 * RISC-V CPU helpers for qemu.
4 * Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu
5 * Copyright (c) 2017-2018 SiFive, Inc.
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms and conditions of the GNU General Public License,
9 * version 2 or later, as published by the Free Software Foundation.
11 * This program is distributed in the hope it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
20 #include "qemu/osdep.h"
22 #include "qemu/main-loop.h"
24 #include "internals.h"
26 #include "exec/exec-all.h"
28 #include "tcg/tcg-op.h"
30 #include "semihosting/common-semi.h"
31 #include "sysemu/cpu-timers.h"
35 int riscv_cpu_mmu_index(CPURISCVState
*env
, bool ifetch
)
37 #ifdef CONFIG_USER_ONLY
40 bool virt
= env
->virt_enabled
;
43 /* All priv -> mmu_idx mapping are here */
45 uint64_t status
= env
->mstatus
;
47 if (mode
== PRV_M
&& get_field(status
, MSTATUS_MPRV
)) {
48 mode
= get_field(env
->mstatus
, MSTATUS_MPP
);
49 virt
= get_field(env
->mstatus
, MSTATUS_MPV
);
51 status
= env
->vsstatus
;
54 if (mode
== PRV_S
&& get_field(status
, MSTATUS_SUM
)) {
59 return mode
| (virt
? MMU_2STAGE_BIT
: 0);
63 void cpu_get_tb_cpu_state(CPURISCVState
*env
, target_ulong
*pc
,
64 target_ulong
*cs_base
, uint32_t *pflags
)
66 CPUState
*cs
= env_cpu(env
);
67 RISCVCPU
*cpu
= RISCV_CPU(cs
);
68 RISCVExtStatus fs
, vs
;
71 *pc
= env
->xl
== MXL_RV32
? env
->pc
& UINT32_MAX
: env
->pc
;
74 if (cpu
->cfg
.ext_zve32f
) {
76 * If env->vl equals to VLMAX, we can use generic vector operation
77 * expanders (GVEC) to accerlate the vector operations.
78 * However, as LMUL could be a fractional number. The maximum
79 * vector size can be operated might be less than 8 bytes,
80 * which is not supported by GVEC. So we set vl_eq_vlmax flag to true
81 * only when maxsz >= 8 bytes.
83 uint32_t vlmax
= vext_get_vlmax(cpu
, env
->vtype
);
84 uint32_t sew
= FIELD_EX64(env
->vtype
, VTYPE
, VSEW
);
85 uint32_t maxsz
= vlmax
<< sew
;
86 bool vl_eq_vlmax
= (env
->vstart
== 0) && (vlmax
== env
->vl
) &&
88 flags
= FIELD_DP32(flags
, TB_FLAGS
, VILL
, env
->vill
);
89 flags
= FIELD_DP32(flags
, TB_FLAGS
, SEW
, sew
);
90 flags
= FIELD_DP32(flags
, TB_FLAGS
, LMUL
,
91 FIELD_EX64(env
->vtype
, VTYPE
, VLMUL
));
92 flags
= FIELD_DP32(flags
, TB_FLAGS
, VL_EQ_VLMAX
, vl_eq_vlmax
);
93 flags
= FIELD_DP32(flags
, TB_FLAGS
, VTA
,
94 FIELD_EX64(env
->vtype
, VTYPE
, VTA
));
95 flags
= FIELD_DP32(flags
, TB_FLAGS
, VMA
,
96 FIELD_EX64(env
->vtype
, VTYPE
, VMA
));
97 flags
= FIELD_DP32(flags
, TB_FLAGS
, VSTART_EQ_ZERO
, env
->vstart
== 0);
99 flags
= FIELD_DP32(flags
, TB_FLAGS
, VILL
, 1);
102 #ifdef CONFIG_USER_ONLY
103 fs
= EXT_STATUS_DIRTY
;
104 vs
= EXT_STATUS_DIRTY
;
106 flags
= FIELD_DP32(flags
, TB_FLAGS
, PRIV
, env
->priv
);
108 flags
|= cpu_mmu_index(env
, 0);
109 fs
= get_field(env
->mstatus
, MSTATUS_FS
);
110 vs
= get_field(env
->mstatus
, MSTATUS_VS
);
112 if (env
->virt_enabled
) {
113 flags
= FIELD_DP32(flags
, TB_FLAGS
, VIRT_ENABLED
, 1);
115 * Merge DISABLED and !DIRTY states using MIN.
116 * We will set both fields when dirtying.
118 fs
= MIN(fs
, get_field(env
->mstatus_hs
, MSTATUS_FS
));
119 vs
= MIN(vs
, get_field(env
->mstatus_hs
, MSTATUS_VS
));
122 if (cpu
->cfg
.debug
&& !icount_enabled()) {
123 flags
= FIELD_DP32(flags
, TB_FLAGS
, ITRIGGER
, env
->itrigger_enabled
);
127 flags
= FIELD_DP32(flags
, TB_FLAGS
, FS
, fs
);
128 flags
= FIELD_DP32(flags
, TB_FLAGS
, VS
, vs
);
129 flags
= FIELD_DP32(flags
, TB_FLAGS
, XL
, env
->xl
);
130 if (env
->cur_pmmask
< (env
->xl
== MXL_RV32
? UINT32_MAX
: UINT64_MAX
)) {
131 flags
= FIELD_DP32(flags
, TB_FLAGS
, PM_MASK_ENABLED
, 1);
133 if (env
->cur_pmbase
!= 0) {
134 flags
= FIELD_DP32(flags
, TB_FLAGS
, PM_BASE_ENABLED
, 1);
140 void riscv_cpu_update_mask(CPURISCVState
*env
)
142 target_ulong mask
= -1, base
= 0;
144 * TODO: Current RVJ spec does not specify
145 * how the extension interacts with XLEN.
147 #ifndef CONFIG_USER_ONLY
148 if (riscv_has_ext(env
, RVJ
)) {
151 if (env
->mmte
& M_PM_ENABLE
) {
157 if (env
->mmte
& S_PM_ENABLE
) {
163 if (env
->mmte
& U_PM_ENABLE
) {
169 g_assert_not_reached();
173 if (env
->xl
== MXL_RV32
) {
174 env
->cur_pmmask
= mask
& UINT32_MAX
;
175 env
->cur_pmbase
= base
& UINT32_MAX
;
177 env
->cur_pmmask
= mask
;
178 env
->cur_pmbase
= base
;
182 #ifndef CONFIG_USER_ONLY
185 * The HS-mode is allowed to configure priority only for the
186 * following VS-mode local interrupts:
188 * 0 (Reserved interrupt, reads as zero)
189 * 1 Supervisor software interrupt
190 * 4 (Reserved interrupt, reads as zero)
191 * 5 Supervisor timer interrupt
192 * 8 (Reserved interrupt, reads as zero)
193 * 13 (Reserved interrupt)
206 static const int hviprio_index2irq
[] = {
207 0, 1, 4, 5, 8, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23 };
208 static const int hviprio_index2rdzero
[] = {
209 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
211 int riscv_cpu_hviprio_index2irq(int index
, int *out_irq
, int *out_rdzero
)
213 if (index
< 0 || ARRAY_SIZE(hviprio_index2irq
) <= index
) {
218 *out_irq
= hviprio_index2irq
[index
];
222 *out_rdzero
= hviprio_index2rdzero
[index
];
229 * Default priorities of local interrupts are defined in the
230 * RISC-V Advanced Interrupt Architecture specification.
232 * ----------------------------------------------------------------
234 * Priority | Major Interrupt Numbers
235 * ----------------------------------------------------------------
236 * Highest | 47, 23, 46, 45, 22, 44,
237 * | 43, 21, 42, 41, 20, 40
239 * | 11 (0b), 3 (03), 7 (07)
240 * | 9 (09), 1 (01), 5 (05)
242 * | 10 (0a), 2 (02), 6 (06)
244 * | 39, 19, 38, 37, 18, 36,
245 * Lowest | 35, 17, 34, 33, 16, 32
246 * ----------------------------------------------------------------
248 static const uint8_t default_iprio
[64] = {
249 /* Custom interrupts 48 to 63 */
250 [63] = IPRIO_MMAXIPRIO
,
251 [62] = IPRIO_MMAXIPRIO
,
252 [61] = IPRIO_MMAXIPRIO
,
253 [60] = IPRIO_MMAXIPRIO
,
254 [59] = IPRIO_MMAXIPRIO
,
255 [58] = IPRIO_MMAXIPRIO
,
256 [57] = IPRIO_MMAXIPRIO
,
257 [56] = IPRIO_MMAXIPRIO
,
258 [55] = IPRIO_MMAXIPRIO
,
259 [54] = IPRIO_MMAXIPRIO
,
260 [53] = IPRIO_MMAXIPRIO
,
261 [52] = IPRIO_MMAXIPRIO
,
262 [51] = IPRIO_MMAXIPRIO
,
263 [50] = IPRIO_MMAXIPRIO
,
264 [49] = IPRIO_MMAXIPRIO
,
265 [48] = IPRIO_MMAXIPRIO
,
267 /* Custom interrupts 24 to 31 */
268 [31] = IPRIO_MMAXIPRIO
,
269 [30] = IPRIO_MMAXIPRIO
,
270 [29] = IPRIO_MMAXIPRIO
,
271 [28] = IPRIO_MMAXIPRIO
,
272 [27] = IPRIO_MMAXIPRIO
,
273 [26] = IPRIO_MMAXIPRIO
,
274 [25] = IPRIO_MMAXIPRIO
,
275 [24] = IPRIO_MMAXIPRIO
,
277 [47] = IPRIO_DEFAULT_UPPER
,
278 [23] = IPRIO_DEFAULT_UPPER
+ 1,
279 [46] = IPRIO_DEFAULT_UPPER
+ 2,
280 [45] = IPRIO_DEFAULT_UPPER
+ 3,
281 [22] = IPRIO_DEFAULT_UPPER
+ 4,
282 [44] = IPRIO_DEFAULT_UPPER
+ 5,
284 [43] = IPRIO_DEFAULT_UPPER
+ 6,
285 [21] = IPRIO_DEFAULT_UPPER
+ 7,
286 [42] = IPRIO_DEFAULT_UPPER
+ 8,
287 [41] = IPRIO_DEFAULT_UPPER
+ 9,
288 [20] = IPRIO_DEFAULT_UPPER
+ 10,
289 [40] = IPRIO_DEFAULT_UPPER
+ 11,
291 [11] = IPRIO_DEFAULT_M
,
292 [3] = IPRIO_DEFAULT_M
+ 1,
293 [7] = IPRIO_DEFAULT_M
+ 2,
295 [9] = IPRIO_DEFAULT_S
,
296 [1] = IPRIO_DEFAULT_S
+ 1,
297 [5] = IPRIO_DEFAULT_S
+ 2,
299 [12] = IPRIO_DEFAULT_SGEXT
,
301 [10] = IPRIO_DEFAULT_VS
,
302 [2] = IPRIO_DEFAULT_VS
+ 1,
303 [6] = IPRIO_DEFAULT_VS
+ 2,
305 [39] = IPRIO_DEFAULT_LOWER
,
306 [19] = IPRIO_DEFAULT_LOWER
+ 1,
307 [38] = IPRIO_DEFAULT_LOWER
+ 2,
308 [37] = IPRIO_DEFAULT_LOWER
+ 3,
309 [18] = IPRIO_DEFAULT_LOWER
+ 4,
310 [36] = IPRIO_DEFAULT_LOWER
+ 5,
312 [35] = IPRIO_DEFAULT_LOWER
+ 6,
313 [17] = IPRIO_DEFAULT_LOWER
+ 7,
314 [34] = IPRIO_DEFAULT_LOWER
+ 8,
315 [33] = IPRIO_DEFAULT_LOWER
+ 9,
316 [16] = IPRIO_DEFAULT_LOWER
+ 10,
317 [32] = IPRIO_DEFAULT_LOWER
+ 11,
320 uint8_t riscv_cpu_default_priority(int irq
)
322 if (irq
< 0 || irq
> 63) {
323 return IPRIO_MMAXIPRIO
;
326 return default_iprio
[irq
] ? default_iprio
[irq
] : IPRIO_MMAXIPRIO
;
329 static int riscv_cpu_pending_to_irq(CPURISCVState
*env
,
330 int extirq
, unsigned int extirq_def_prio
,
331 uint64_t pending
, uint8_t *iprio
)
333 int irq
, best_irq
= RISCV_EXCP_NONE
;
334 unsigned int prio
, best_prio
= UINT_MAX
;
337 return RISCV_EXCP_NONE
;
340 irq
= ctz64(pending
);
341 if (!((extirq
== IRQ_M_EXT
) ? riscv_cpu_cfg(env
)->ext_smaia
:
342 riscv_cpu_cfg(env
)->ext_ssaia
)) {
346 pending
= pending
>> irq
;
351 prio
= extirq_def_prio
;
353 prio
= (riscv_cpu_default_priority(irq
) < extirq_def_prio
) ?
357 if ((pending
& 0x1) && (prio
<= best_prio
)) {
362 pending
= pending
>> 1;
368 uint64_t riscv_cpu_all_pending(CPURISCVState
*env
)
370 uint32_t gein
= get_field(env
->hstatus
, HSTATUS_VGEIN
);
371 uint64_t vsgein
= (env
->hgeip
& (1ULL << gein
)) ? MIP_VSEIP
: 0;
372 uint64_t vstip
= (env
->vstime_irq
) ? MIP_VSTIP
: 0;
374 return (env
->mip
| vsgein
| vstip
) & env
->mie
;
377 int riscv_cpu_mirq_pending(CPURISCVState
*env
)
379 uint64_t irqs
= riscv_cpu_all_pending(env
) & ~env
->mideleg
&
380 ~(MIP_SGEIP
| MIP_VSSIP
| MIP_VSTIP
| MIP_VSEIP
);
382 return riscv_cpu_pending_to_irq(env
, IRQ_M_EXT
, IPRIO_DEFAULT_M
,
386 int riscv_cpu_sirq_pending(CPURISCVState
*env
)
388 uint64_t irqs
= riscv_cpu_all_pending(env
) & env
->mideleg
&
389 ~(MIP_VSSIP
| MIP_VSTIP
| MIP_VSEIP
);
391 return riscv_cpu_pending_to_irq(env
, IRQ_S_EXT
, IPRIO_DEFAULT_S
,
395 int riscv_cpu_vsirq_pending(CPURISCVState
*env
)
397 uint64_t irqs
= riscv_cpu_all_pending(env
) & env
->mideleg
&
398 (MIP_VSSIP
| MIP_VSTIP
| MIP_VSEIP
);
400 return riscv_cpu_pending_to_irq(env
, IRQ_S_EXT
, IPRIO_DEFAULT_S
,
401 irqs
>> 1, env
->hviprio
);
404 static int riscv_cpu_local_irq_pending(CPURISCVState
*env
)
407 uint64_t irqs
, pending
, mie
, hsie
, vsie
;
409 /* Determine interrupt enable state of all privilege modes */
410 if (env
->virt_enabled
) {
413 vsie
= (env
->priv
< PRV_S
) ||
414 (env
->priv
== PRV_S
&& get_field(env
->mstatus
, MSTATUS_SIE
));
416 mie
= (env
->priv
< PRV_M
) ||
417 (env
->priv
== PRV_M
&& get_field(env
->mstatus
, MSTATUS_MIE
));
418 hsie
= (env
->priv
< PRV_S
) ||
419 (env
->priv
== PRV_S
&& get_field(env
->mstatus
, MSTATUS_SIE
));
423 /* Determine all pending interrupts */
424 pending
= riscv_cpu_all_pending(env
);
426 /* Check M-mode interrupts */
427 irqs
= pending
& ~env
->mideleg
& -mie
;
429 return riscv_cpu_pending_to_irq(env
, IRQ_M_EXT
, IPRIO_DEFAULT_M
,
433 /* Check HS-mode interrupts */
434 irqs
= pending
& env
->mideleg
& ~env
->hideleg
& -hsie
;
436 return riscv_cpu_pending_to_irq(env
, IRQ_S_EXT
, IPRIO_DEFAULT_S
,
440 /* Check VS-mode interrupts */
441 irqs
= pending
& env
->mideleg
& env
->hideleg
& -vsie
;
443 virq
= riscv_cpu_pending_to_irq(env
, IRQ_S_EXT
, IPRIO_DEFAULT_S
,
444 irqs
>> 1, env
->hviprio
);
445 return (virq
<= 0) ? virq
: virq
+ 1;
448 /* Indicate no pending interrupt */
449 return RISCV_EXCP_NONE
;
452 bool riscv_cpu_exec_interrupt(CPUState
*cs
, int interrupt_request
)
454 if (interrupt_request
& CPU_INTERRUPT_HARD
) {
455 RISCVCPU
*cpu
= RISCV_CPU(cs
);
456 CPURISCVState
*env
= &cpu
->env
;
457 int interruptno
= riscv_cpu_local_irq_pending(env
);
458 if (interruptno
>= 0) {
459 cs
->exception_index
= RISCV_EXCP_INT_FLAG
| interruptno
;
460 riscv_cpu_do_interrupt(cs
);
467 /* Return true is floating point support is currently enabled */
468 bool riscv_cpu_fp_enabled(CPURISCVState
*env
)
470 if (env
->mstatus
& MSTATUS_FS
) {
471 if (env
->virt_enabled
&& !(env
->mstatus_hs
& MSTATUS_FS
)) {
480 /* Return true is vector support is currently enabled */
481 bool riscv_cpu_vector_enabled(CPURISCVState
*env
)
483 if (env
->mstatus
& MSTATUS_VS
) {
484 if (env
->virt_enabled
&& !(env
->mstatus_hs
& MSTATUS_VS
)) {
493 void riscv_cpu_swap_hypervisor_regs(CPURISCVState
*env
)
495 uint64_t mstatus_mask
= MSTATUS_MXR
| MSTATUS_SUM
|
496 MSTATUS_SPP
| MSTATUS_SPIE
| MSTATUS_SIE
|
497 MSTATUS64_UXL
| MSTATUS_VS
;
499 if (riscv_has_ext(env
, RVF
)) {
500 mstatus_mask
|= MSTATUS_FS
;
502 bool current_virt
= env
->virt_enabled
;
504 g_assert(riscv_has_ext(env
, RVH
));
507 /* Current V=1 and we are about to change to V=0 */
508 env
->vsstatus
= env
->mstatus
& mstatus_mask
;
509 env
->mstatus
&= ~mstatus_mask
;
510 env
->mstatus
|= env
->mstatus_hs
;
512 env
->vstvec
= env
->stvec
;
513 env
->stvec
= env
->stvec_hs
;
515 env
->vsscratch
= env
->sscratch
;
516 env
->sscratch
= env
->sscratch_hs
;
518 env
->vsepc
= env
->sepc
;
519 env
->sepc
= env
->sepc_hs
;
521 env
->vscause
= env
->scause
;
522 env
->scause
= env
->scause_hs
;
524 env
->vstval
= env
->stval
;
525 env
->stval
= env
->stval_hs
;
527 env
->vsatp
= env
->satp
;
528 env
->satp
= env
->satp_hs
;
530 /* Current V=0 and we are about to change to V=1 */
531 env
->mstatus_hs
= env
->mstatus
& mstatus_mask
;
532 env
->mstatus
&= ~mstatus_mask
;
533 env
->mstatus
|= env
->vsstatus
;
535 env
->stvec_hs
= env
->stvec
;
536 env
->stvec
= env
->vstvec
;
538 env
->sscratch_hs
= env
->sscratch
;
539 env
->sscratch
= env
->vsscratch
;
541 env
->sepc_hs
= env
->sepc
;
542 env
->sepc
= env
->vsepc
;
544 env
->scause_hs
= env
->scause
;
545 env
->scause
= env
->vscause
;
547 env
->stval_hs
= env
->stval
;
548 env
->stval
= env
->vstval
;
550 env
->satp_hs
= env
->satp
;
551 env
->satp
= env
->vsatp
;
555 target_ulong
riscv_cpu_get_geilen(CPURISCVState
*env
)
557 if (!riscv_has_ext(env
, RVH
)) {
564 void riscv_cpu_set_geilen(CPURISCVState
*env
, target_ulong geilen
)
566 if (!riscv_has_ext(env
, RVH
)) {
570 if (geilen
> (TARGET_LONG_BITS
- 1)) {
574 env
->geilen
= geilen
;
577 /* This function can only be called to set virt when RVH is enabled */
578 void riscv_cpu_set_virt_enabled(CPURISCVState
*env
, bool enable
)
580 /* Flush the TLB on all virt mode changes. */
581 if (env
->virt_enabled
!= enable
) {
582 tlb_flush(env_cpu(env
));
585 env
->virt_enabled
= enable
;
589 * The guest external interrupts from an interrupt controller are
590 * delivered only when the Guest/VM is running (i.e. V=1). This means
591 * any guest external interrupt which is triggered while the Guest/VM
592 * is not running (i.e. V=0) will be missed on QEMU resulting in guest
593 * with sluggish response to serial console input and other I/O events.
595 * To solve this, we check and inject interrupt after setting V=1.
597 riscv_cpu_update_mip(env
, 0, 0);
601 int riscv_cpu_claim_interrupts(RISCVCPU
*cpu
, uint64_t interrupts
)
603 CPURISCVState
*env
= &cpu
->env
;
604 if (env
->miclaim
& interrupts
) {
607 env
->miclaim
|= interrupts
;
612 uint64_t riscv_cpu_update_mip(CPURISCVState
*env
, uint64_t mask
,
615 CPUState
*cs
= env_cpu(env
);
616 uint64_t gein
, vsgein
= 0, vstip
= 0, old
= env
->mip
;
618 if (env
->virt_enabled
) {
619 gein
= get_field(env
->hstatus
, HSTATUS_VGEIN
);
620 vsgein
= (env
->hgeip
& (1ULL << gein
)) ? MIP_VSEIP
: 0;
623 vstip
= env
->vstime_irq
? MIP_VSTIP
: 0;
625 QEMU_IOTHREAD_LOCK_GUARD();
627 env
->mip
= (env
->mip
& ~mask
) | (value
& mask
);
629 if (env
->mip
| vsgein
| vstip
) {
630 cpu_interrupt(cs
, CPU_INTERRUPT_HARD
);
632 cpu_reset_interrupt(cs
, CPU_INTERRUPT_HARD
);
638 void riscv_cpu_set_rdtime_fn(CPURISCVState
*env
, uint64_t (*fn
)(void *),
642 env
->rdtime_fn_arg
= arg
;
645 void riscv_cpu_set_aia_ireg_rmw_fn(CPURISCVState
*env
, uint32_t priv
,
646 int (*rmw_fn
)(void *arg
,
649 target_ulong new_val
,
650 target_ulong write_mask
),
654 env
->aia_ireg_rmw_fn
[priv
] = rmw_fn
;
655 env
->aia_ireg_rmw_fn_arg
[priv
] = rmw_fn_arg
;
659 void riscv_cpu_set_mode(CPURISCVState
*env
, target_ulong newpriv
)
661 g_assert(newpriv
<= PRV_M
&& newpriv
!= PRV_RESERVED
);
663 if (icount_enabled() && newpriv
!= env
->priv
) {
664 riscv_itrigger_update_priv(env
);
666 /* tlb_flush is unnecessary as mode is contained in mmu_idx */
668 env
->xl
= cpu_recompute_xl(env
);
669 riscv_cpu_update_mask(env
);
672 * Clear the load reservation - otherwise a reservation placed in one
673 * context/process can be used by another, resulting in an SC succeeding
674 * incorrectly. Version 2.2 of the ISA specification explicitly requires
675 * this behaviour, while later revisions say that the kernel "should" use
676 * an SC instruction to force the yielding of a load reservation on a
677 * preemptive context switch. As a result, do both.
683 * get_physical_address_pmp - check PMP permission for this physical address
685 * Match the PMP region and check permission for this physical address and it's
686 * TLB page. Returns 0 if the permission checking was successful
688 * @env: CPURISCVState
689 * @prot: The returned protection attributes
690 * @tlb_size: TLB page size containing addr. It could be modified after PMP
691 * permission checking. NULL if not set TLB page for addr.
692 * @addr: The physical address to be checked permission
693 * @access_type: The type of MMU access
694 * @mode: Indicates current privilege level.
696 static int get_physical_address_pmp(CPURISCVState
*env
, int *prot
,
697 target_ulong
*tlb_size
, hwaddr addr
,
698 int size
, MMUAccessType access_type
,
704 if (!riscv_cpu_cfg(env
)->pmp
) {
705 *prot
= PAGE_READ
| PAGE_WRITE
| PAGE_EXEC
;
706 return TRANSLATE_SUCCESS
;
709 pmp_index
= pmp_hart_has_privs(env
, addr
, size
, 1 << access_type
,
713 return TRANSLATE_PMP_FAIL
;
716 *prot
= pmp_priv_to_page_prot(pmp_priv
);
717 if ((tlb_size
!= NULL
) && pmp_index
!= MAX_RISCV_PMPS
) {
718 target_ulong tlb_sa
= addr
& ~(TARGET_PAGE_SIZE
- 1);
719 target_ulong tlb_ea
= tlb_sa
+ TARGET_PAGE_SIZE
- 1;
721 *tlb_size
= pmp_get_tlb_size(env
, pmp_index
, tlb_sa
, tlb_ea
);
724 return TRANSLATE_SUCCESS
;
728 * get_physical_address - get the physical address for this virtual address
730 * Do a page table walk to obtain the physical address corresponding to a
731 * virtual address. Returns 0 if the translation was successful
733 * Adapted from Spike's mmu_t::translate and mmu_t::walk
735 * @env: CPURISCVState
736 * @physical: This will be set to the calculated physical address
737 * @prot: The returned protection attributes
738 * @addr: The virtual address or guest physical address to be translated
739 * @fault_pte_addr: If not NULL, this will be set to fault pte address
740 * when a error occurs on pte address translation.
741 * This will already be shifted to match htval.
742 * @access_type: The type of MMU access
743 * @mmu_idx: Indicates current privilege level
744 * @first_stage: Are we in first stage translation?
745 * Second stage is used for hypervisor guest translation
746 * @two_stage: Are we going to perform two stage translation
747 * @is_debug: Is this access from a debugger or the monitor?
749 static int get_physical_address(CPURISCVState
*env
, hwaddr
*physical
,
750 int *ret_prot
, vaddr addr
,
751 target_ulong
*fault_pte_addr
,
752 int access_type
, int mmu_idx
,
753 bool first_stage
, bool two_stage
,
757 * NOTE: the env->pc value visible here will not be
758 * correct, but the value visible to the exception handler
759 * (riscv_cpu_do_interrupt) is correct
762 MemTxAttrs attrs
= MEMTXATTRS_UNSPECIFIED
;
763 int mode
= mmuidx_priv(mmu_idx
);
764 bool use_background
= false;
767 target_ulong napot_mask
;
770 * Check if we should use the background registers for the two
771 * stage translation. We don't need to check if we actually need
772 * two stage translation as that happened before this function
773 * was called. Background registers will be used if the guest has
774 * forced a two stage translation to be on (in HS or M mode).
776 if (!env
->virt_enabled
&& two_stage
) {
777 use_background
= true;
780 if (mode
== PRV_M
|| !riscv_cpu_cfg(env
)->mmu
) {
782 *ret_prot
= PAGE_READ
| PAGE_WRITE
| PAGE_EXEC
;
783 return TRANSLATE_SUCCESS
;
789 int levels
, ptidxbits
, ptesize
, vm
, sum
, widened
;
791 if (first_stage
== true) {
792 if (use_background
) {
793 if (riscv_cpu_mxl(env
) == MXL_RV32
) {
794 base
= (hwaddr
)get_field(env
->vsatp
, SATP32_PPN
) << PGSHIFT
;
795 vm
= get_field(env
->vsatp
, SATP32_MODE
);
797 base
= (hwaddr
)get_field(env
->vsatp
, SATP64_PPN
) << PGSHIFT
;
798 vm
= get_field(env
->vsatp
, SATP64_MODE
);
801 if (riscv_cpu_mxl(env
) == MXL_RV32
) {
802 base
= (hwaddr
)get_field(env
->satp
, SATP32_PPN
) << PGSHIFT
;
803 vm
= get_field(env
->satp
, SATP32_MODE
);
805 base
= (hwaddr
)get_field(env
->satp
, SATP64_PPN
) << PGSHIFT
;
806 vm
= get_field(env
->satp
, SATP64_MODE
);
811 if (riscv_cpu_mxl(env
) == MXL_RV32
) {
812 base
= (hwaddr
)get_field(env
->hgatp
, SATP32_PPN
) << PGSHIFT
;
813 vm
= get_field(env
->hgatp
, SATP32_MODE
);
815 base
= (hwaddr
)get_field(env
->hgatp
, SATP64_PPN
) << PGSHIFT
;
816 vm
= get_field(env
->hgatp
, SATP64_MODE
);
820 sum
= mmuidx_sum(mmu_idx
);
823 levels
= 2; ptidxbits
= 10; ptesize
= 4; break;
825 levels
= 3; ptidxbits
= 9; ptesize
= 8; break;
827 levels
= 4; ptidxbits
= 9; ptesize
= 8; break;
829 levels
= 5; ptidxbits
= 9; ptesize
= 8; break;
832 *ret_prot
= PAGE_READ
| PAGE_WRITE
| PAGE_EXEC
;
833 return TRANSLATE_SUCCESS
;
835 g_assert_not_reached();
838 CPUState
*cs
= env_cpu(env
);
839 int va_bits
= PGSHIFT
+ levels
* ptidxbits
+ widened
;
840 target_ulong mask
, masked_msbs
;
842 if (TARGET_LONG_BITS
> (va_bits
- 1)) {
843 mask
= (1L << (TARGET_LONG_BITS
- (va_bits
- 1))) - 1;
847 masked_msbs
= (addr
>> (va_bits
- 1)) & mask
;
849 if (masked_msbs
!= 0 && masked_msbs
!= mask
) {
850 return TRANSLATE_FAIL
;
853 bool pbmte
= env
->menvcfg
& MENVCFG_PBMTE
;
854 bool hade
= env
->menvcfg
& MENVCFG_HADE
;
856 if (first_stage
&& two_stage
&& env
->virt_enabled
) {
857 pbmte
= pbmte
&& (env
->henvcfg
& HENVCFG_PBMTE
);
858 hade
= hade
&& (env
->henvcfg
& HENVCFG_HADE
);
861 int ptshift
= (levels
- 1) * ptidxbits
;
866 #if !TCG_OVERSIZED_GUEST
869 for (i
= 0; i
< levels
; i
++, ptshift
-= ptidxbits
) {
872 idx
= (addr
>> (PGSHIFT
+ ptshift
)) &
873 ((1 << (ptidxbits
+ widened
)) - 1);
875 idx
= (addr
>> (PGSHIFT
+ ptshift
)) &
876 ((1 << ptidxbits
) - 1);
879 /* check that physical address of PTE is legal */
881 if (two_stage
&& first_stage
) {
885 /* Do the second stage translation on the base PTE address. */
886 int vbase_ret
= get_physical_address(env
, &vbase
, &vbase_prot
,
887 base
, NULL
, MMU_DATA_LOAD
,
888 MMUIdx_U
, false, true,
891 if (vbase_ret
!= TRANSLATE_SUCCESS
) {
892 if (fault_pte_addr
) {
893 *fault_pte_addr
= (base
+ idx
* ptesize
) >> 2;
895 return TRANSLATE_G_STAGE_FAIL
;
898 pte_addr
= vbase
+ idx
* ptesize
;
900 pte_addr
= base
+ idx
* ptesize
;
904 int pmp_ret
= get_physical_address_pmp(env
, &pmp_prot
, NULL
, pte_addr
,
905 sizeof(target_ulong
),
906 MMU_DATA_LOAD
, PRV_S
);
907 if (pmp_ret
!= TRANSLATE_SUCCESS
) {
908 return TRANSLATE_PMP_FAIL
;
911 if (riscv_cpu_mxl(env
) == MXL_RV32
) {
912 pte
= address_space_ldl(cs
->as
, pte_addr
, attrs
, &res
);
914 pte
= address_space_ldq(cs
->as
, pte_addr
, attrs
, &res
);
917 if (res
!= MEMTX_OK
) {
918 return TRANSLATE_FAIL
;
921 if (riscv_cpu_sxl(env
) == MXL_RV32
) {
922 ppn
= pte
>> PTE_PPN_SHIFT
;
923 } else if (pbmte
|| riscv_cpu_cfg(env
)->ext_svnapot
) {
924 ppn
= (pte
& (target_ulong
)PTE_PPN_MASK
) >> PTE_PPN_SHIFT
;
926 ppn
= pte
>> PTE_PPN_SHIFT
;
927 if ((pte
& ~(target_ulong
)PTE_PPN_MASK
) >> PTE_PPN_SHIFT
) {
928 return TRANSLATE_FAIL
;
932 if (!(pte
& PTE_V
)) {
934 return TRANSLATE_FAIL
;
936 if (pte
& (PTE_R
| PTE_W
| PTE_X
)) {
940 /* Inner PTE, continue walking */
941 if (pte
& (PTE_D
| PTE_A
| PTE_U
| PTE_ATTR
)) {
942 return TRANSLATE_FAIL
;
944 base
= ppn
<< PGSHIFT
;
947 /* No leaf pte at any translation level. */
948 return TRANSLATE_FAIL
;
951 if (ppn
& ((1ULL << ptshift
) - 1)) {
953 return TRANSLATE_FAIL
;
955 if (!pbmte
&& (pte
& PTE_PBMT
)) {
956 /* Reserved without Svpbmt. */
957 return TRANSLATE_FAIL
;
960 /* Check for reserved combinations of RWX flags. */
961 switch (pte
& (PTE_R
| PTE_W
| PTE_X
)) {
964 return TRANSLATE_FAIL
;
977 if (first_stage
== true) {
978 mxr
= get_field(env
->mstatus
, MSTATUS_MXR
);
980 mxr
= get_field(env
->vsstatus
, MSTATUS_MXR
);
989 ((mode
!= PRV_U
) && (!sum
|| access_type
== MMU_INST_FETCH
))) {
991 * User PTE flags when not U mode and mstatus.SUM is not set,
992 * or the access type is an instruction fetch.
994 return TRANSLATE_FAIL
;
996 if (!(pte
& PTE_U
) && (mode
!= PRV_S
)) {
997 /* Supervisor PTE flags when not S mode */
998 return TRANSLATE_FAIL
;
1001 if (!((prot
>> access_type
) & 1)) {
1002 /* Access check failed */
1003 return TRANSLATE_FAIL
;
1006 /* If necessary, set accessed and dirty bits. */
1007 target_ulong updated_pte
= pte
| PTE_A
|
1008 (access_type
== MMU_DATA_STORE
? PTE_D
: 0);
1010 /* Page table updates need to be atomic with MTTCG enabled */
1011 if (updated_pte
!= pte
&& !is_debug
) {
1013 return TRANSLATE_FAIL
;
1017 * - if accessed or dirty bits need updating, and the PTE is
1018 * in RAM, then we do so atomically with a compare and swap.
1019 * - if the PTE is in IO space or ROM, then it can't be updated
1020 * and we return TRANSLATE_FAIL.
1021 * - if the PTE changed by the time we went to update it, then
1022 * it is no longer valid and we must re-walk the page table.
1025 hwaddr l
= sizeof(target_ulong
), addr1
;
1026 mr
= address_space_translate(cs
->as
, pte_addr
, &addr1
, &l
,
1027 false, MEMTXATTRS_UNSPECIFIED
);
1028 if (memory_region_is_ram(mr
)) {
1029 target_ulong
*pte_pa
= qemu_map_ram_ptr(mr
->ram_block
, addr1
);
1030 #if TCG_OVERSIZED_GUEST
1032 * MTTCG is not enabled on oversized TCG guests so
1033 * page table updates do not need to be atomic
1035 *pte_pa
= pte
= updated_pte
;
1037 target_ulong old_pte
= qatomic_cmpxchg(pte_pa
, pte
, updated_pte
);
1038 if (old_pte
!= pte
) {
1045 * Misconfigured PTE in ROM (AD bits are not preset) or
1046 * PTE is in IO space and can't be updated atomically.
1048 return TRANSLATE_FAIL
;
1052 /* For superpage mappings, make a fake leaf PTE for the TLB's benefit. */
1053 target_ulong vpn
= addr
>> PGSHIFT
;
1055 if (riscv_cpu_cfg(env
)->ext_svnapot
&& (pte
& PTE_N
)) {
1056 napot_bits
= ctzl(ppn
) + 1;
1057 if ((i
!= (levels
- 1)) || (napot_bits
!= 4)) {
1058 return TRANSLATE_FAIL
;
1062 napot_mask
= (1 << napot_bits
) - 1;
1063 *physical
= (((ppn
& ~napot_mask
) | (vpn
& napot_mask
) |
1064 (vpn
& (((target_ulong
)1 << ptshift
) - 1))
1065 ) << PGSHIFT
) | (addr
& ~TARGET_PAGE_MASK
);
1068 * Remove write permission unless this is a store, or the page is
1069 * already dirty, so that we TLB miss on later writes to update
1072 if (access_type
!= MMU_DATA_STORE
&& !(pte
& PTE_D
)) {
1073 prot
&= ~PAGE_WRITE
;
1077 return TRANSLATE_SUCCESS
;
1080 static void raise_mmu_exception(CPURISCVState
*env
, target_ulong address
,
1081 MMUAccessType access_type
, bool pmp_violation
,
1082 bool first_stage
, bool two_stage
,
1083 bool two_stage_indirect
)
1085 CPUState
*cs
= env_cpu(env
);
1086 int page_fault_exceptions
, vm
;
1089 if (riscv_cpu_mxl(env
) == MXL_RV32
) {
1090 stap_mode
= SATP32_MODE
;
1092 stap_mode
= SATP64_MODE
;
1096 vm
= get_field(env
->satp
, stap_mode
);
1098 vm
= get_field(env
->hgatp
, stap_mode
);
1101 page_fault_exceptions
= vm
!= VM_1_10_MBARE
&& !pmp_violation
;
1103 switch (access_type
) {
1104 case MMU_INST_FETCH
:
1105 if (env
->virt_enabled
&& !first_stage
) {
1106 cs
->exception_index
= RISCV_EXCP_INST_GUEST_PAGE_FAULT
;
1108 cs
->exception_index
= page_fault_exceptions
?
1109 RISCV_EXCP_INST_PAGE_FAULT
: RISCV_EXCP_INST_ACCESS_FAULT
;
1113 if (two_stage
&& !first_stage
) {
1114 cs
->exception_index
= RISCV_EXCP_LOAD_GUEST_ACCESS_FAULT
;
1116 cs
->exception_index
= page_fault_exceptions
?
1117 RISCV_EXCP_LOAD_PAGE_FAULT
: RISCV_EXCP_LOAD_ACCESS_FAULT
;
1120 case MMU_DATA_STORE
:
1121 if (two_stage
&& !first_stage
) {
1122 cs
->exception_index
= RISCV_EXCP_STORE_GUEST_AMO_ACCESS_FAULT
;
1124 cs
->exception_index
= page_fault_exceptions
?
1125 RISCV_EXCP_STORE_PAGE_FAULT
:
1126 RISCV_EXCP_STORE_AMO_ACCESS_FAULT
;
1130 g_assert_not_reached();
1132 env
->badaddr
= address
;
1133 env
->two_stage_lookup
= two_stage
;
1134 env
->two_stage_indirect_lookup
= two_stage_indirect
;
1137 hwaddr
riscv_cpu_get_phys_page_debug(CPUState
*cs
, vaddr addr
)
1139 RISCVCPU
*cpu
= RISCV_CPU(cs
);
1140 CPURISCVState
*env
= &cpu
->env
;
1143 int mmu_idx
= cpu_mmu_index(&cpu
->env
, false);
1145 if (get_physical_address(env
, &phys_addr
, &prot
, addr
, NULL
, 0, mmu_idx
,
1146 true, env
->virt_enabled
, true)) {
1150 if (env
->virt_enabled
) {
1151 if (get_physical_address(env
, &phys_addr
, &prot
, phys_addr
, NULL
,
1152 0, mmu_idx
, false, true, true)) {
1157 return phys_addr
& TARGET_PAGE_MASK
;
1160 void riscv_cpu_do_transaction_failed(CPUState
*cs
, hwaddr physaddr
,
1161 vaddr addr
, unsigned size
,
1162 MMUAccessType access_type
,
1163 int mmu_idx
, MemTxAttrs attrs
,
1164 MemTxResult response
, uintptr_t retaddr
)
1166 RISCVCPU
*cpu
= RISCV_CPU(cs
);
1167 CPURISCVState
*env
= &cpu
->env
;
1169 if (access_type
== MMU_DATA_STORE
) {
1170 cs
->exception_index
= RISCV_EXCP_STORE_AMO_ACCESS_FAULT
;
1171 } else if (access_type
== MMU_DATA_LOAD
) {
1172 cs
->exception_index
= RISCV_EXCP_LOAD_ACCESS_FAULT
;
1174 cs
->exception_index
= RISCV_EXCP_INST_ACCESS_FAULT
;
1177 env
->badaddr
= addr
;
1178 env
->two_stage_lookup
= mmuidx_2stage(mmu_idx
);
1179 env
->two_stage_indirect_lookup
= false;
1180 cpu_loop_exit_restore(cs
, retaddr
);
1183 void riscv_cpu_do_unaligned_access(CPUState
*cs
, vaddr addr
,
1184 MMUAccessType access_type
, int mmu_idx
,
1187 RISCVCPU
*cpu
= RISCV_CPU(cs
);
1188 CPURISCVState
*env
= &cpu
->env
;
1189 switch (access_type
) {
1190 case MMU_INST_FETCH
:
1191 cs
->exception_index
= RISCV_EXCP_INST_ADDR_MIS
;
1194 cs
->exception_index
= RISCV_EXCP_LOAD_ADDR_MIS
;
1196 case MMU_DATA_STORE
:
1197 cs
->exception_index
= RISCV_EXCP_STORE_AMO_ADDR_MIS
;
1200 g_assert_not_reached();
1202 env
->badaddr
= addr
;
1203 env
->two_stage_lookup
= mmuidx_2stage(mmu_idx
);
1204 env
->two_stage_indirect_lookup
= false;
1205 cpu_loop_exit_restore(cs
, retaddr
);
1209 static void pmu_tlb_fill_incr_ctr(RISCVCPU
*cpu
, MMUAccessType access_type
)
1211 enum riscv_pmu_event_idx pmu_event_type
;
1213 switch (access_type
) {
1214 case MMU_INST_FETCH
:
1215 pmu_event_type
= RISCV_PMU_EVENT_CACHE_ITLB_PREFETCH_MISS
;
1218 pmu_event_type
= RISCV_PMU_EVENT_CACHE_DTLB_READ_MISS
;
1220 case MMU_DATA_STORE
:
1221 pmu_event_type
= RISCV_PMU_EVENT_CACHE_DTLB_WRITE_MISS
;
1227 riscv_pmu_incr_ctr(cpu
, pmu_event_type
);
1230 bool riscv_cpu_tlb_fill(CPUState
*cs
, vaddr address
, int size
,
1231 MMUAccessType access_type
, int mmu_idx
,
1232 bool probe
, uintptr_t retaddr
)
1234 RISCVCPU
*cpu
= RISCV_CPU(cs
);
1235 CPURISCVState
*env
= &cpu
->env
;
1238 int prot
, prot2
, prot_pmp
;
1239 bool pmp_violation
= false;
1240 bool first_stage_error
= true;
1241 bool two_stage_lookup
= mmuidx_2stage(mmu_idx
);
1242 bool two_stage_indirect_error
= false;
1243 int ret
= TRANSLATE_FAIL
;
1245 /* default TLB page size */
1246 target_ulong tlb_size
= TARGET_PAGE_SIZE
;
1248 env
->guest_phys_fault_addr
= 0;
1250 qemu_log_mask(CPU_LOG_MMU
, "%s ad %" VADDR_PRIx
" rw %d mmu_idx %d\n",
1251 __func__
, address
, access_type
, mmu_idx
);
1253 pmu_tlb_fill_incr_ctr(cpu
, access_type
);
1254 if (two_stage_lookup
) {
1255 /* Two stage lookup */
1256 ret
= get_physical_address(env
, &pa
, &prot
, address
,
1257 &env
->guest_phys_fault_addr
, access_type
,
1258 mmu_idx
, true, true, false);
1261 * A G-stage exception may be triggered during two state lookup.
1262 * And the env->guest_phys_fault_addr has already been set in
1263 * get_physical_address().
1265 if (ret
== TRANSLATE_G_STAGE_FAIL
) {
1266 first_stage_error
= false;
1267 two_stage_indirect_error
= true;
1268 access_type
= MMU_DATA_LOAD
;
1271 qemu_log_mask(CPU_LOG_MMU
,
1272 "%s 1st-stage address=%" VADDR_PRIx
" ret %d physical "
1273 HWADDR_FMT_plx
" prot %d\n",
1274 __func__
, address
, ret
, pa
, prot
);
1276 if (ret
== TRANSLATE_SUCCESS
) {
1277 /* Second stage lookup */
1280 ret
= get_physical_address(env
, &pa
, &prot2
, im_address
, NULL
,
1281 access_type
, MMUIdx_U
, false, true,
1284 qemu_log_mask(CPU_LOG_MMU
,
1285 "%s 2nd-stage address=%" VADDR_PRIx
1287 HWADDR_FMT_plx
" prot %d\n",
1288 __func__
, im_address
, ret
, pa
, prot2
);
1292 if (ret
== TRANSLATE_SUCCESS
) {
1293 ret
= get_physical_address_pmp(env
, &prot_pmp
, &tlb_size
, pa
,
1294 size
, access_type
, mode
);
1296 qemu_log_mask(CPU_LOG_MMU
,
1297 "%s PMP address=" HWADDR_FMT_plx
" ret %d prot"
1298 " %d tlb_size " TARGET_FMT_lu
"\n",
1299 __func__
, pa
, ret
, prot_pmp
, tlb_size
);
1304 if (ret
!= TRANSLATE_SUCCESS
) {
1306 * Guest physical address translation failed, this is a HS
1309 first_stage_error
= false;
1310 env
->guest_phys_fault_addr
= (im_address
|
1312 (TARGET_PAGE_SIZE
- 1))) >> 2;
1316 /* Single stage lookup */
1317 ret
= get_physical_address(env
, &pa
, &prot
, address
, NULL
,
1318 access_type
, mmu_idx
, true, false, false);
1320 qemu_log_mask(CPU_LOG_MMU
,
1321 "%s address=%" VADDR_PRIx
" ret %d physical "
1322 HWADDR_FMT_plx
" prot %d\n",
1323 __func__
, address
, ret
, pa
, prot
);
1325 if (ret
== TRANSLATE_SUCCESS
) {
1326 ret
= get_physical_address_pmp(env
, &prot_pmp
, &tlb_size
, pa
,
1327 size
, access_type
, mode
);
1329 qemu_log_mask(CPU_LOG_MMU
,
1330 "%s PMP address=" HWADDR_FMT_plx
" ret %d prot"
1331 " %d tlb_size " TARGET_FMT_lu
"\n",
1332 __func__
, pa
, ret
, prot_pmp
, tlb_size
);
1338 if (ret
== TRANSLATE_PMP_FAIL
) {
1339 pmp_violation
= true;
1342 if (ret
== TRANSLATE_SUCCESS
) {
1343 tlb_set_page(cs
, address
& ~(tlb_size
- 1), pa
& ~(tlb_size
- 1),
1344 prot
, mmu_idx
, tlb_size
);
1349 raise_mmu_exception(env
, address
, access_type
, pmp_violation
,
1350 first_stage_error
, two_stage_lookup
,
1351 two_stage_indirect_error
);
1352 cpu_loop_exit_restore(cs
, retaddr
);
1358 static target_ulong
riscv_transformed_insn(CPURISCVState
*env
,
1362 target_ulong xinsn
= 0;
1363 target_ulong access_rs1
= 0, access_imm
= 0, access_size
= 0;
1366 * Only Quadrant 0 and Quadrant 2 of RVC instruction space need to
1367 * be uncompressed. The Quadrant 1 of RVC instruction space need
1368 * not be transformed because these instructions won't generate
1369 * any load/store trap.
1372 if ((insn
& 0x3) != 0x3) {
1373 /* Transform 16bit instruction into 32bit instruction */
1374 switch (GET_C_OP(insn
)) {
1375 case OPC_RISC_C_OP_QUAD0
: /* Quadrant 0 */
1376 switch (GET_C_FUNC(insn
)) {
1377 case OPC_RISC_C_FUNC_FLD_LQ
:
1378 if (riscv_cpu_xlen(env
) != 128) { /* C.FLD (RV32/64) */
1379 xinsn
= OPC_RISC_FLD
;
1380 xinsn
= SET_RD(xinsn
, GET_C_RS2S(insn
));
1381 access_rs1
= GET_C_RS1S(insn
);
1382 access_imm
= GET_C_LD_IMM(insn
);
1386 case OPC_RISC_C_FUNC_LW
: /* C.LW */
1387 xinsn
= OPC_RISC_LW
;
1388 xinsn
= SET_RD(xinsn
, GET_C_RS2S(insn
));
1389 access_rs1
= GET_C_RS1S(insn
);
1390 access_imm
= GET_C_LW_IMM(insn
);
1393 case OPC_RISC_C_FUNC_FLW_LD
:
1394 if (riscv_cpu_xlen(env
) == 32) { /* C.FLW (RV32) */
1395 xinsn
= OPC_RISC_FLW
;
1396 xinsn
= SET_RD(xinsn
, GET_C_RS2S(insn
));
1397 access_rs1
= GET_C_RS1S(insn
);
1398 access_imm
= GET_C_LW_IMM(insn
);
1400 } else { /* C.LD (RV64/RV128) */
1401 xinsn
= OPC_RISC_LD
;
1402 xinsn
= SET_RD(xinsn
, GET_C_RS2S(insn
));
1403 access_rs1
= GET_C_RS1S(insn
);
1404 access_imm
= GET_C_LD_IMM(insn
);
1408 case OPC_RISC_C_FUNC_FSD_SQ
:
1409 if (riscv_cpu_xlen(env
) != 128) { /* C.FSD (RV32/64) */
1410 xinsn
= OPC_RISC_FSD
;
1411 xinsn
= SET_RS2(xinsn
, GET_C_RS2S(insn
));
1412 access_rs1
= GET_C_RS1S(insn
);
1413 access_imm
= GET_C_SD_IMM(insn
);
1417 case OPC_RISC_C_FUNC_SW
: /* C.SW */
1418 xinsn
= OPC_RISC_SW
;
1419 xinsn
= SET_RS2(xinsn
, GET_C_RS2S(insn
));
1420 access_rs1
= GET_C_RS1S(insn
);
1421 access_imm
= GET_C_SW_IMM(insn
);
1424 case OPC_RISC_C_FUNC_FSW_SD
:
1425 if (riscv_cpu_xlen(env
) == 32) { /* C.FSW (RV32) */
1426 xinsn
= OPC_RISC_FSW
;
1427 xinsn
= SET_RS2(xinsn
, GET_C_RS2S(insn
));
1428 access_rs1
= GET_C_RS1S(insn
);
1429 access_imm
= GET_C_SW_IMM(insn
);
1431 } else { /* C.SD (RV64/RV128) */
1432 xinsn
= OPC_RISC_SD
;
1433 xinsn
= SET_RS2(xinsn
, GET_C_RS2S(insn
));
1434 access_rs1
= GET_C_RS1S(insn
);
1435 access_imm
= GET_C_SD_IMM(insn
);
1443 case OPC_RISC_C_OP_QUAD2
: /* Quadrant 2 */
1444 switch (GET_C_FUNC(insn
)) {
1445 case OPC_RISC_C_FUNC_FLDSP_LQSP
:
1446 if (riscv_cpu_xlen(env
) != 128) { /* C.FLDSP (RV32/64) */
1447 xinsn
= OPC_RISC_FLD
;
1448 xinsn
= SET_RD(xinsn
, GET_C_RD(insn
));
1450 access_imm
= GET_C_LDSP_IMM(insn
);
1454 case OPC_RISC_C_FUNC_LWSP
: /* C.LWSP */
1455 xinsn
= OPC_RISC_LW
;
1456 xinsn
= SET_RD(xinsn
, GET_C_RD(insn
));
1458 access_imm
= GET_C_LWSP_IMM(insn
);
1461 case OPC_RISC_C_FUNC_FLWSP_LDSP
:
1462 if (riscv_cpu_xlen(env
) == 32) { /* C.FLWSP (RV32) */
1463 xinsn
= OPC_RISC_FLW
;
1464 xinsn
= SET_RD(xinsn
, GET_C_RD(insn
));
1466 access_imm
= GET_C_LWSP_IMM(insn
);
1468 } else { /* C.LDSP (RV64/RV128) */
1469 xinsn
= OPC_RISC_LD
;
1470 xinsn
= SET_RD(xinsn
, GET_C_RD(insn
));
1472 access_imm
= GET_C_LDSP_IMM(insn
);
1476 case OPC_RISC_C_FUNC_FSDSP_SQSP
:
1477 if (riscv_cpu_xlen(env
) != 128) { /* C.FSDSP (RV32/64) */
1478 xinsn
= OPC_RISC_FSD
;
1479 xinsn
= SET_RS2(xinsn
, GET_C_RS2(insn
));
1481 access_imm
= GET_C_SDSP_IMM(insn
);
1485 case OPC_RISC_C_FUNC_SWSP
: /* C.SWSP */
1486 xinsn
= OPC_RISC_SW
;
1487 xinsn
= SET_RS2(xinsn
, GET_C_RS2(insn
));
1489 access_imm
= GET_C_SWSP_IMM(insn
);
1493 if (riscv_cpu_xlen(env
) == 32) { /* C.FSWSP (RV32) */
1494 xinsn
= OPC_RISC_FSW
;
1495 xinsn
= SET_RS2(xinsn
, GET_C_RS2(insn
));
1497 access_imm
= GET_C_SWSP_IMM(insn
);
1499 } else { /* C.SDSP (RV64/RV128) */
1500 xinsn
= OPC_RISC_SD
;
1501 xinsn
= SET_RS2(xinsn
, GET_C_RS2(insn
));
1503 access_imm
= GET_C_SDSP_IMM(insn
);
1516 * Clear Bit1 of transformed instruction to indicate that
1517 * original insruction was a 16bit instruction
1519 xinsn
&= ~((target_ulong
)0x2);
1521 /* Transform 32bit (or wider) instructions */
1522 switch (MASK_OP_MAJOR(insn
)) {
1523 case OPC_RISC_ATOMIC
:
1525 access_rs1
= GET_RS1(insn
);
1526 access_size
= 1 << GET_FUNCT3(insn
);
1529 case OPC_RISC_FP_LOAD
:
1530 xinsn
= SET_I_IMM(insn
, 0);
1531 access_rs1
= GET_RS1(insn
);
1532 access_imm
= GET_IMM(insn
);
1533 access_size
= 1 << GET_FUNCT3(insn
);
1535 case OPC_RISC_STORE
:
1536 case OPC_RISC_FP_STORE
:
1537 xinsn
= SET_S_IMM(insn
, 0);
1538 access_rs1
= GET_RS1(insn
);
1539 access_imm
= GET_STORE_IMM(insn
);
1540 access_size
= 1 << GET_FUNCT3(insn
);
1542 case OPC_RISC_SYSTEM
:
1543 if (MASK_OP_SYSTEM(insn
) == OPC_RISC_HLVHSV
) {
1545 access_rs1
= GET_RS1(insn
);
1546 access_size
= 1 << ((GET_FUNCT7(insn
) >> 1) & 0x3);
1547 access_size
= 1 << access_size
;
1556 xinsn
= SET_RS1(xinsn
, (taddr
- (env
->gpr
[access_rs1
] + access_imm
)) &
1562 #endif /* !CONFIG_USER_ONLY */
1567 * Adapted from Spike's processor_t::take_trap.
1570 void riscv_cpu_do_interrupt(CPUState
*cs
)
1572 #if !defined(CONFIG_USER_ONLY)
1574 RISCVCPU
*cpu
= RISCV_CPU(cs
);
1575 CPURISCVState
*env
= &cpu
->env
;
1576 bool write_gva
= false;
1580 * cs->exception is 32-bits wide unlike mcause which is XLEN-bits wide
1581 * so we mask off the MSB and separate into trap type and cause.
1583 bool async
= !!(cs
->exception_index
& RISCV_EXCP_INT_FLAG
);
1584 target_ulong cause
= cs
->exception_index
& RISCV_EXCP_INT_MASK
;
1585 uint64_t deleg
= async
? env
->mideleg
: env
->medeleg
;
1586 target_ulong tval
= 0;
1587 target_ulong tinst
= 0;
1588 target_ulong htval
= 0;
1589 target_ulong mtval2
= 0;
1591 if (cause
== RISCV_EXCP_SEMIHOST
) {
1592 do_common_semihosting(cs
);
1598 /* set tval to badaddr for traps with address information */
1600 case RISCV_EXCP_LOAD_GUEST_ACCESS_FAULT
:
1601 case RISCV_EXCP_STORE_GUEST_AMO_ACCESS_FAULT
:
1602 case RISCV_EXCP_LOAD_ADDR_MIS
:
1603 case RISCV_EXCP_STORE_AMO_ADDR_MIS
:
1604 case RISCV_EXCP_LOAD_ACCESS_FAULT
:
1605 case RISCV_EXCP_STORE_AMO_ACCESS_FAULT
:
1606 case RISCV_EXCP_LOAD_PAGE_FAULT
:
1607 case RISCV_EXCP_STORE_PAGE_FAULT
:
1608 write_gva
= env
->two_stage_lookup
;
1609 tval
= env
->badaddr
;
1610 if (env
->two_stage_indirect_lookup
) {
1612 * special pseudoinstruction for G-stage fault taken while
1613 * doing VS-stage page table walk.
1615 tinst
= (riscv_cpu_xlen(env
) == 32) ? 0x00002000 : 0x00003000;
1618 * The "Addr. Offset" field in transformed instruction is
1619 * non-zero only for misaligned access.
1621 tinst
= riscv_transformed_insn(env
, env
->bins
, tval
);
1624 case RISCV_EXCP_INST_GUEST_PAGE_FAULT
:
1625 case RISCV_EXCP_INST_ADDR_MIS
:
1626 case RISCV_EXCP_INST_ACCESS_FAULT
:
1627 case RISCV_EXCP_INST_PAGE_FAULT
:
1628 write_gva
= env
->two_stage_lookup
;
1629 tval
= env
->badaddr
;
1630 if (env
->two_stage_indirect_lookup
) {
1632 * special pseudoinstruction for G-stage fault taken while
1633 * doing VS-stage page table walk.
1635 tinst
= (riscv_cpu_xlen(env
) == 32) ? 0x00002000 : 0x00003000;
1638 case RISCV_EXCP_ILLEGAL_INST
:
1639 case RISCV_EXCP_VIRT_INSTRUCTION_FAULT
:
1642 case RISCV_EXCP_BREAKPOINT
:
1643 if (cs
->watchpoint_hit
) {
1644 tval
= cs
->watchpoint_hit
->hitaddr
;
1645 cs
->watchpoint_hit
= NULL
;
1651 /* ecall is dispatched as one cause so translate based on mode */
1652 if (cause
== RISCV_EXCP_U_ECALL
) {
1653 assert(env
->priv
<= 3);
1655 if (env
->priv
== PRV_M
) {
1656 cause
= RISCV_EXCP_M_ECALL
;
1657 } else if (env
->priv
== PRV_S
&& env
->virt_enabled
) {
1658 cause
= RISCV_EXCP_VS_ECALL
;
1659 } else if (env
->priv
== PRV_S
&& !env
->virt_enabled
) {
1660 cause
= RISCV_EXCP_S_ECALL
;
1661 } else if (env
->priv
== PRV_U
) {
1662 cause
= RISCV_EXCP_U_ECALL
;
1667 trace_riscv_trap(env
->mhartid
, async
, cause
, env
->pc
, tval
,
1668 riscv_cpu_get_trap_name(cause
, async
));
1670 qemu_log_mask(CPU_LOG_INT
,
1671 "%s: hart:"TARGET_FMT_ld
", async:%d, cause:"TARGET_FMT_lx
", "
1672 "epc:0x"TARGET_FMT_lx
", tval:0x"TARGET_FMT_lx
", desc=%s\n",
1673 __func__
, env
->mhartid
, async
, cause
, env
->pc
, tval
,
1674 riscv_cpu_get_trap_name(cause
, async
));
1676 if (env
->priv
<= PRV_S
&&
1677 cause
< TARGET_LONG_BITS
&& ((deleg
>> cause
) & 1)) {
1678 /* handle the trap in S-mode */
1679 if (riscv_has_ext(env
, RVH
)) {
1680 uint64_t hdeleg
= async
? env
->hideleg
: env
->hedeleg
;
1682 if (env
->virt_enabled
&& ((hdeleg
>> cause
) & 1)) {
1683 /* Trap to VS mode */
1685 * See if we need to adjust cause. Yes if its VS mode interrupt
1686 * no if hypervisor has delegated one of hs mode's interrupt
1688 if (cause
== IRQ_VS_TIMER
|| cause
== IRQ_VS_SOFT
||
1689 cause
== IRQ_VS_EXT
) {
1693 } else if (env
->virt_enabled
) {
1694 /* Trap into HS mode, from virt */
1695 riscv_cpu_swap_hypervisor_regs(env
);
1696 env
->hstatus
= set_field(env
->hstatus
, HSTATUS_SPVP
,
1698 env
->hstatus
= set_field(env
->hstatus
, HSTATUS_SPV
, true);
1700 htval
= env
->guest_phys_fault_addr
;
1702 riscv_cpu_set_virt_enabled(env
, 0);
1704 /* Trap into HS mode */
1705 env
->hstatus
= set_field(env
->hstatus
, HSTATUS_SPV
, false);
1706 htval
= env
->guest_phys_fault_addr
;
1708 env
->hstatus
= set_field(env
->hstatus
, HSTATUS_GVA
, write_gva
);
1712 s
= set_field(s
, MSTATUS_SPIE
, get_field(s
, MSTATUS_SIE
));
1713 s
= set_field(s
, MSTATUS_SPP
, env
->priv
);
1714 s
= set_field(s
, MSTATUS_SIE
, 0);
1716 env
->scause
= cause
| ((target_ulong
)async
<< (TARGET_LONG_BITS
- 1));
1717 env
->sepc
= env
->pc
;
1720 env
->htinst
= tinst
;
1721 env
->pc
= (env
->stvec
>> 2 << 2) +
1722 ((async
&& (env
->stvec
& 3) == 1) ? cause
* 4 : 0);
1723 riscv_cpu_set_mode(env
, PRV_S
);
1725 /* handle the trap in M-mode */
1726 if (riscv_has_ext(env
, RVH
)) {
1727 if (env
->virt_enabled
) {
1728 riscv_cpu_swap_hypervisor_regs(env
);
1730 env
->mstatus
= set_field(env
->mstatus
, MSTATUS_MPV
,
1732 if (env
->virt_enabled
&& tval
) {
1733 env
->mstatus
= set_field(env
->mstatus
, MSTATUS_GVA
, 1);
1736 mtval2
= env
->guest_phys_fault_addr
;
1738 /* Trapping to M mode, virt is disabled */
1739 riscv_cpu_set_virt_enabled(env
, 0);
1743 s
= set_field(s
, MSTATUS_MPIE
, get_field(s
, MSTATUS_MIE
));
1744 s
= set_field(s
, MSTATUS_MPP
, env
->priv
);
1745 s
= set_field(s
, MSTATUS_MIE
, 0);
1747 env
->mcause
= cause
| ~(((target_ulong
)-1) >> async
);
1748 env
->mepc
= env
->pc
;
1750 env
->mtval2
= mtval2
;
1751 env
->mtinst
= tinst
;
1752 env
->pc
= (env
->mtvec
>> 2 << 2) +
1753 ((async
&& (env
->mtvec
& 3) == 1) ? cause
* 4 : 0);
1754 riscv_cpu_set_mode(env
, PRV_M
);
1758 * NOTE: it is not necessary to yield load reservations here. It is only
1759 * necessary for an SC from "another hart" to cause a load reservation
1760 * to be yielded. Refer to the memory consistency model section of the
1761 * RISC-V ISA Specification.
1764 env
->two_stage_lookup
= false;
1765 env
->two_stage_indirect_lookup
= false;
1767 cs
->exception_index
= RISCV_EXCP_NONE
; /* mark handled to qemu */