]> git.proxmox.com Git - mirror_qemu.git/blob - target/s390x/cpu.c
Merge remote-tracking branch 'remotes/rth/tags/tcg-next-pull-request' into staging
[mirror_qemu.git] / target / s390x / cpu.c
1 /*
2 * QEMU S/390 CPU
3 *
4 * Copyright (c) 2009 Ulrich Hecht
5 * Copyright (c) 2011 Alexander Graf
6 * Copyright (c) 2012 SUSE LINUX Products GmbH
7 * Copyright (c) 2012 IBM Corp.
8 *
9 * This library is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU Lesser General Public
11 * License as published by the Free Software Foundation; either
12 * version 2.1 of the License, or (at your option) any later version.
13 *
14 * This library is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * Lesser General Public License for more details.
18 *
19 * You should have received a copy of the GNU Lesser General Public
20 * License along with this library; if not, see
21 * <http://www.gnu.org/licenses/lgpl-2.1.html>
22 * Contributions after 2012-12-11 are licensed under the terms of the
23 * GNU GPL, version 2 or (at your option) any later version.
24 */
25
26 #include "qemu/osdep.h"
27 #include "qapi/error.h"
28 #include "cpu.h"
29 #include "internal.h"
30 #include "kvm_s390x.h"
31 #include "sysemu/kvm.h"
32 #include "qemu-common.h"
33 #include "qemu/cutils.h"
34 #include "qemu/timer.h"
35 #include "qemu/error-report.h"
36 #include "trace.h"
37 #include "qapi/visitor.h"
38 #include "qapi/qapi-visit-misc.h"
39 #include "qapi/qapi-visit-run-state.h"
40 #include "sysemu/hw_accel.h"
41 #include "hw/qdev-properties.h"
42 #ifndef CONFIG_USER_ONLY
43 #include "hw/hw.h"
44 #include "sysemu/arch_init.h"
45 #include "sysemu/sysemu.h"
46 #endif
47 #include "fpu/softfloat.h"
48
49 #define CR0_RESET 0xE0UL
50 #define CR14_RESET 0xC2000000UL;
51
52 static void s390_cpu_set_pc(CPUState *cs, vaddr value)
53 {
54 S390CPU *cpu = S390_CPU(cs);
55
56 cpu->env.psw.addr = value;
57 }
58
59 static bool s390_cpu_has_work(CPUState *cs)
60 {
61 S390CPU *cpu = S390_CPU(cs);
62
63 /* STOPPED cpus can never wake up */
64 if (s390_cpu_get_state(cpu) != S390_CPU_STATE_LOAD &&
65 s390_cpu_get_state(cpu) != S390_CPU_STATE_OPERATING) {
66 return false;
67 }
68
69 if (!(cs->interrupt_request & CPU_INTERRUPT_HARD)) {
70 return false;
71 }
72
73 return s390_cpu_has_int(cpu);
74 }
75
76 #if !defined(CONFIG_USER_ONLY)
77 /* S390CPUClass::load_normal() */
78 static void s390_cpu_load_normal(CPUState *s)
79 {
80 S390CPU *cpu = S390_CPU(s);
81 cpu->env.psw.addr = ldl_phys(s->as, 4) & PSW_MASK_ESA_ADDR;
82 cpu->env.psw.mask = PSW_MASK_32 | PSW_MASK_64;
83 s390_cpu_set_state(S390_CPU_STATE_OPERATING, cpu);
84 }
85 #endif
86
87 /* S390CPUClass::cpu_reset() */
88 static void s390_cpu_reset(CPUState *s)
89 {
90 S390CPU *cpu = S390_CPU(s);
91 S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
92 CPUS390XState *env = &cpu->env;
93
94 env->pfault_token = -1UL;
95 env->bpbc = false;
96 scc->parent_reset(s);
97 cpu->env.sigp_order = 0;
98 s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
99 }
100
101 /* S390CPUClass::initial_reset() */
102 static void s390_cpu_initial_reset(CPUState *s)
103 {
104 S390CPU *cpu = S390_CPU(s);
105 CPUS390XState *env = &cpu->env;
106
107 s390_cpu_reset(s);
108 /* initial reset does not clear everything! */
109 memset(&env->start_initial_reset_fields, 0,
110 offsetof(CPUS390XState, end_reset_fields) -
111 offsetof(CPUS390XState, start_initial_reset_fields));
112
113 /* architectured initial values for CR 0 and 14 */
114 env->cregs[0] = CR0_RESET;
115 env->cregs[14] = CR14_RESET;
116
117 /* architectured initial value for Breaking-Event-Address register */
118 env->gbea = 1;
119
120 env->pfault_token = -1UL;
121
122 /* tininess for underflow is detected before rounding */
123 set_float_detect_tininess(float_tininess_before_rounding,
124 &env->fpu_status);
125
126 /* Reset state inside the kernel that we cannot access yet from QEMU. */
127 if (kvm_enabled()) {
128 kvm_s390_reset_vcpu(cpu);
129 }
130 }
131
132 /* CPUClass:reset() */
133 static void s390_cpu_full_reset(CPUState *s)
134 {
135 S390CPU *cpu = S390_CPU(s);
136 S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
137 CPUS390XState *env = &cpu->env;
138
139 scc->parent_reset(s);
140 cpu->env.sigp_order = 0;
141 s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
142
143 memset(env, 0, offsetof(CPUS390XState, end_reset_fields));
144
145 /* architectured initial values for CR 0 and 14 */
146 env->cregs[0] = CR0_RESET;
147 env->cregs[14] = CR14_RESET;
148
149 /* architectured initial value for Breaking-Event-Address register */
150 env->gbea = 1;
151
152 env->pfault_token = -1UL;
153
154 /* tininess for underflow is detected before rounding */
155 set_float_detect_tininess(float_tininess_before_rounding,
156 &env->fpu_status);
157
158 /* Reset state inside the kernel that we cannot access yet from QEMU. */
159 if (kvm_enabled()) {
160 kvm_s390_reset_vcpu(cpu);
161 }
162 }
163
164 #if !defined(CONFIG_USER_ONLY)
165 static void s390_cpu_machine_reset_cb(void *opaque)
166 {
167 S390CPU *cpu = opaque;
168
169 run_on_cpu(CPU(cpu), s390_do_cpu_full_reset, RUN_ON_CPU_NULL);
170 }
171 #endif
172
173 static void s390_cpu_disas_set_info(CPUState *cpu, disassemble_info *info)
174 {
175 info->mach = bfd_mach_s390_64;
176 info->print_insn = print_insn_s390;
177 }
178
179 static void s390_cpu_realizefn(DeviceState *dev, Error **errp)
180 {
181 CPUState *cs = CPU(dev);
182 S390CPUClass *scc = S390_CPU_GET_CLASS(dev);
183 #if !defined(CONFIG_USER_ONLY)
184 S390CPU *cpu = S390_CPU(dev);
185 #endif
186 Error *err = NULL;
187
188 /* the model has to be realized before qemu_init_vcpu() due to kvm */
189 s390_realize_cpu_model(cs, &err);
190 if (err) {
191 goto out;
192 }
193
194 #if !defined(CONFIG_USER_ONLY)
195 if (cpu->env.core_id >= max_cpus) {
196 error_setg(&err, "Unable to add CPU with core-id: %" PRIu32
197 ", maximum core-id: %d", cpu->env.core_id,
198 max_cpus - 1);
199 goto out;
200 }
201
202 if (cpu_exists(cpu->env.core_id)) {
203 error_setg(&err, "Unable to add CPU with core-id: %" PRIu32
204 ", it already exists", cpu->env.core_id);
205 goto out;
206 }
207
208 /* sync cs->cpu_index and env->core_id. The latter is needed for TCG. */
209 cs->cpu_index = cpu->env.core_id;
210 #endif
211
212 cpu_exec_realizefn(cs, &err);
213 if (err != NULL) {
214 goto out;
215 }
216
217 #if !defined(CONFIG_USER_ONLY)
218 qemu_register_reset(s390_cpu_machine_reset_cb, cpu);
219 #endif
220 s390_cpu_gdb_init(cs);
221 qemu_init_vcpu(cs);
222 #if !defined(CONFIG_USER_ONLY)
223 run_on_cpu(cs, s390_do_cpu_full_reset, RUN_ON_CPU_NULL);
224 #else
225 cpu_reset(cs);
226 #endif
227
228 scc->parent_realize(dev, &err);
229 out:
230 error_propagate(errp, err);
231 }
232
233 static GuestPanicInformation *s390_cpu_get_crash_info(CPUState *cs)
234 {
235 GuestPanicInformation *panic_info;
236 S390CPU *cpu = S390_CPU(cs);
237
238 cpu_synchronize_state(cs);
239 panic_info = g_malloc0(sizeof(GuestPanicInformation));
240
241 panic_info->type = GUEST_PANIC_INFORMATION_TYPE_S390;
242 #if !defined(CONFIG_USER_ONLY)
243 panic_info->u.s390.core = cpu->env.core_id;
244 #else
245 panic_info->u.s390.core = 0; /* sane default for non system emulation */
246 #endif
247 panic_info->u.s390.psw_mask = cpu->env.psw.mask;
248 panic_info->u.s390.psw_addr = cpu->env.psw.addr;
249 panic_info->u.s390.reason = cpu->env.crash_reason;
250
251 return panic_info;
252 }
253
254 static void s390_cpu_get_crash_info_qom(Object *obj, Visitor *v,
255 const char *name, void *opaque,
256 Error **errp)
257 {
258 CPUState *cs = CPU(obj);
259 GuestPanicInformation *panic_info;
260
261 if (!cs->crash_occurred) {
262 error_setg(errp, "No crash occurred");
263 return;
264 }
265
266 panic_info = s390_cpu_get_crash_info(cs);
267
268 visit_type_GuestPanicInformation(v, "crash-information", &panic_info,
269 errp);
270 qapi_free_GuestPanicInformation(panic_info);
271 }
272
273 static void s390_cpu_initfn(Object *obj)
274 {
275 CPUState *cs = CPU(obj);
276 S390CPU *cpu = S390_CPU(obj);
277 CPUS390XState *env = &cpu->env;
278 #if !defined(CONFIG_USER_ONLY)
279 struct tm tm;
280 #endif
281
282 cs->env_ptr = env;
283 cs->halted = 1;
284 cs->exception_index = EXCP_HLT;
285 object_property_add(obj, "crash-information", "GuestPanicInformation",
286 s390_cpu_get_crash_info_qom, NULL, NULL, NULL, NULL);
287 s390_cpu_model_register_props(obj);
288 #if !defined(CONFIG_USER_ONLY)
289 qemu_get_timedate(&tm, 0);
290 env->tod_offset = TOD_UNIX_EPOCH +
291 (time2tod(mktimegm(&tm)) * 1000000000ULL);
292 env->tod_basetime = 0;
293 env->tod_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_tod_timer, cpu);
294 env->cpu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_cpu_timer, cpu);
295 s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
296 #endif
297 }
298
299 static void s390_cpu_finalize(Object *obj)
300 {
301 #if !defined(CONFIG_USER_ONLY)
302 S390CPU *cpu = S390_CPU(obj);
303
304 qemu_unregister_reset(s390_cpu_machine_reset_cb, cpu);
305 g_free(cpu->irqstate);
306 #endif
307 }
308
309 #if !defined(CONFIG_USER_ONLY)
310 static bool disabled_wait(CPUState *cpu)
311 {
312 return cpu->halted && !(S390_CPU(cpu)->env.psw.mask &
313 (PSW_MASK_IO | PSW_MASK_EXT | PSW_MASK_MCHECK));
314 }
315
316 static unsigned s390_count_running_cpus(void)
317 {
318 CPUState *cpu;
319 int nr_running = 0;
320
321 CPU_FOREACH(cpu) {
322 uint8_t state = S390_CPU(cpu)->env.cpu_state;
323 if (state == S390_CPU_STATE_OPERATING ||
324 state == S390_CPU_STATE_LOAD) {
325 if (!disabled_wait(cpu)) {
326 nr_running++;
327 }
328 }
329 }
330
331 return nr_running;
332 }
333
334 unsigned int s390_cpu_halt(S390CPU *cpu)
335 {
336 CPUState *cs = CPU(cpu);
337 trace_cpu_halt(cs->cpu_index);
338
339 if (!cs->halted) {
340 cs->halted = 1;
341 cs->exception_index = EXCP_HLT;
342 }
343
344 return s390_count_running_cpus();
345 }
346
347 void s390_cpu_unhalt(S390CPU *cpu)
348 {
349 CPUState *cs = CPU(cpu);
350 trace_cpu_unhalt(cs->cpu_index);
351
352 if (cs->halted) {
353 cs->halted = 0;
354 cs->exception_index = -1;
355 }
356 }
357
358 unsigned int s390_cpu_set_state(uint8_t cpu_state, S390CPU *cpu)
359 {
360 trace_cpu_set_state(CPU(cpu)->cpu_index, cpu_state);
361
362 switch (cpu_state) {
363 case S390_CPU_STATE_STOPPED:
364 case S390_CPU_STATE_CHECK_STOP:
365 /* halt the cpu for common infrastructure */
366 s390_cpu_halt(cpu);
367 break;
368 case S390_CPU_STATE_OPERATING:
369 case S390_CPU_STATE_LOAD:
370 /*
371 * Starting a CPU with a PSW WAIT bit set:
372 * KVM: handles this internally and triggers another WAIT exit.
373 * TCG: will actually try to continue to run. Don't unhalt, will
374 * be done when the CPU actually has work (an interrupt).
375 */
376 if (!tcg_enabled() || !(cpu->env.psw.mask & PSW_MASK_WAIT)) {
377 s390_cpu_unhalt(cpu);
378 }
379 break;
380 default:
381 error_report("Requested CPU state is not a valid S390 CPU state: %u",
382 cpu_state);
383 exit(1);
384 }
385 if (kvm_enabled() && cpu->env.cpu_state != cpu_state) {
386 kvm_s390_set_cpu_state(cpu, cpu_state);
387 }
388 cpu->env.cpu_state = cpu_state;
389
390 return s390_count_running_cpus();
391 }
392
393 int s390_get_clock(uint8_t *tod_high, uint64_t *tod_low)
394 {
395 int r = 0;
396
397 if (kvm_enabled()) {
398 r = kvm_s390_get_clock_ext(tod_high, tod_low);
399 if (r == -ENXIO) {
400 return kvm_s390_get_clock(tod_high, tod_low);
401 }
402 } else {
403 /* Fixme TCG */
404 *tod_high = 0;
405 *tod_low = 0;
406 }
407
408 return r;
409 }
410
411 int s390_set_clock(uint8_t *tod_high, uint64_t *tod_low)
412 {
413 int r = 0;
414
415 if (kvm_enabled()) {
416 r = kvm_s390_set_clock_ext(tod_high, tod_low);
417 if (r == -ENXIO) {
418 return kvm_s390_set_clock(tod_high, tod_low);
419 }
420 }
421 /* Fixme TCG */
422 return r;
423 }
424
425 int s390_set_memory_limit(uint64_t new_limit, uint64_t *hw_limit)
426 {
427 if (kvm_enabled()) {
428 return kvm_s390_set_mem_limit(new_limit, hw_limit);
429 }
430 return 0;
431 }
432
433 void s390_cmma_reset(void)
434 {
435 if (kvm_enabled()) {
436 kvm_s390_cmma_reset();
437 }
438 }
439
440 int s390_assign_subch_ioeventfd(EventNotifier *notifier, uint32_t sch_id,
441 int vq, bool assign)
442 {
443 if (kvm_enabled()) {
444 return kvm_s390_assign_subch_ioeventfd(notifier, sch_id, vq, assign);
445 } else {
446 return 0;
447 }
448 }
449
450 void s390_crypto_reset(void)
451 {
452 if (kvm_enabled()) {
453 kvm_s390_crypto_reset();
454 }
455 }
456
457 bool s390_get_squash_mcss(void)
458 {
459 if (object_property_get_bool(OBJECT(qdev_get_machine()), "s390-squash-mcss",
460 NULL)) {
461 return true;
462 }
463
464 return false;
465 }
466
467 void s390_enable_css_support(S390CPU *cpu)
468 {
469 if (kvm_enabled()) {
470 kvm_s390_enable_css_support(cpu);
471 }
472 }
473 #endif
474
475 static gchar *s390_gdb_arch_name(CPUState *cs)
476 {
477 return g_strdup("s390:64-bit");
478 }
479
480 static Property s390x_cpu_properties[] = {
481 #if !defined(CONFIG_USER_ONLY)
482 DEFINE_PROP_UINT32("core-id", S390CPU, env.core_id, 0),
483 #endif
484 DEFINE_PROP_END_OF_LIST()
485 };
486
487 static void s390_cpu_class_init(ObjectClass *oc, void *data)
488 {
489 S390CPUClass *scc = S390_CPU_CLASS(oc);
490 CPUClass *cc = CPU_CLASS(scc);
491 DeviceClass *dc = DEVICE_CLASS(oc);
492
493 device_class_set_parent_realize(dc, s390_cpu_realizefn,
494 &scc->parent_realize);
495 dc->props = s390x_cpu_properties;
496 dc->user_creatable = true;
497
498 scc->parent_reset = cc->reset;
499 #if !defined(CONFIG_USER_ONLY)
500 scc->load_normal = s390_cpu_load_normal;
501 #endif
502 scc->cpu_reset = s390_cpu_reset;
503 scc->initial_cpu_reset = s390_cpu_initial_reset;
504 cc->reset = s390_cpu_full_reset;
505 cc->class_by_name = s390_cpu_class_by_name,
506 cc->has_work = s390_cpu_has_work;
507 #ifdef CONFIG_TCG
508 cc->do_interrupt = s390_cpu_do_interrupt;
509 #endif
510 cc->dump_state = s390_cpu_dump_state;
511 cc->get_crash_info = s390_cpu_get_crash_info;
512 cc->set_pc = s390_cpu_set_pc;
513 cc->gdb_read_register = s390_cpu_gdb_read_register;
514 cc->gdb_write_register = s390_cpu_gdb_write_register;
515 #ifdef CONFIG_USER_ONLY
516 cc->handle_mmu_fault = s390_cpu_handle_mmu_fault;
517 #else
518 cc->get_phys_page_debug = s390_cpu_get_phys_page_debug;
519 cc->vmsd = &vmstate_s390_cpu;
520 cc->write_elf64_note = s390_cpu_write_elf64_note;
521 #ifdef CONFIG_TCG
522 cc->cpu_exec_interrupt = s390_cpu_exec_interrupt;
523 cc->debug_excp_handler = s390x_cpu_debug_excp_handler;
524 cc->do_unaligned_access = s390x_cpu_do_unaligned_access;
525 #endif
526 #endif
527 cc->disas_set_info = s390_cpu_disas_set_info;
528 #ifdef CONFIG_TCG
529 cc->tcg_initialize = s390x_translate_init;
530 #endif
531
532 cc->gdb_num_core_regs = S390_NUM_CORE_REGS;
533 cc->gdb_core_xml_file = "s390x-core64.xml";
534 cc->gdb_arch_name = s390_gdb_arch_name;
535
536 s390_cpu_model_class_register_props(oc);
537 }
538
539 static const TypeInfo s390_cpu_type_info = {
540 .name = TYPE_S390_CPU,
541 .parent = TYPE_CPU,
542 .instance_size = sizeof(S390CPU),
543 .instance_init = s390_cpu_initfn,
544 .instance_finalize = s390_cpu_finalize,
545 .abstract = true,
546 .class_size = sizeof(S390CPUClass),
547 .class_init = s390_cpu_class_init,
548 };
549
550 static void s390_cpu_register_types(void)
551 {
552 type_register_static(&s390_cpu_type_info);
553 }
554
555 type_init(s390_cpu_register_types)