]> git.proxmox.com Git - mirror_qemu.git/commit - target/riscv/cpu_helper.c
RISC-V: Convert trap debugging to trace events
authorMichael Clark <mjc@sifive.com>
Sat, 16 Mar 2019 01:21:12 +0000 (01:21 +0000)
committerPalmer Dabbelt <palmer@sifive.com>
Tue, 19 Mar 2019 12:14:40 +0000 (05:14 -0700)
commit929f0a7fc40d7123ddda4c9dbd78a1806999b4f7
tree3befad4f4f5aebdc43c661520c5b330b67bc9533
parentacbbb94e5730c9808830938e869d243014e2923a
RISC-V: Convert trap debugging to trace events

Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Alistair Francis <Alistair.Francis@wdc.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Makefile.objs
target/riscv/cpu_helper.c
target/riscv/trace-events [new file with mode: 0644]