]> git.proxmox.com Git - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b217870) | patch
mips: Correct MIPS interrupt glue logic for icount
authorEdgar E. Iglesias <edgar@axis.com>
Sat, 24 Jul 2010 11:40:05 +0000 (13:40 +0200)
committerEdgar E. Iglesias <edgar.iglesias@gmail.com>
Sat, 24 Jul 2010 11:40:05 +0000 (13:40 +0200)
commit36388314febad3d7675ab919287f03733a560ff6
tree7becf392376dc244c812b5ccd23fd7c227124a0btree
parentb2178704e46d061b6162ebd37a19e0db02ccbd77commit | diff
mips: Correct MIPS interrupt glue logic for icount

When hw interrupt pending bits in CP0_Cause are set, the CPU should
see the hw interrupt line as active. The CPU may or may not take the
interrupt based on internal state (global irq mask etc) but the glue
logic shouldn't care.

This fixes MIPS external hw interrupts in combination with -icount.

Signed-off-by: Edgar E. Iglesias <edgar@axis.com>
hw/mips_int.c diff | blob | blame | history
target-mips/cpu.h diff | blob | blame | history
target-mips/op_helper.c diff | blob | blame | history
Qemu copy for testing