ARM: dts: dra7xx-clocks: Source IPU1 functional clock from CORE DPLL

The IPU1 functional clock is actually the output of a mux clock,
ipu1_gfclk_mux. The mux clock is sourced by default from the
DPLL_ABE_X2_CLK, and this results in a rather odd clock frequency
(361 MHz) for the IPU1 functional clock on platforms where ABE_DPLL
is configured properly. Reconfigure the mux clock to be sourced from
CORE_IPU_ISS_BOOST_CLK (dpll_core_h22x2_ck), so that both the IPU1
and IPU2 are running from the same clock and clocked at the same
nominal frequency of 425 MHz.

This also ensures that IPU1 functional clock is always configured
properly and becomes independent of the state of the ABE DPLL on
all boards.

Signed-off-by: Suman Anna <s-anna@ti.com>
Acked-by: Tero Kristo <t-kristo@ti.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>

diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi
index 3330738e4c6e1064a9f34fc5f78a1adfb58cd6f4..cfaf27215901ae3e56b7c57b9ec6b46464d5f222 100644 (file)
--- a/arch/arm/boot/dts/dra7xx-clocks.dtsi
+++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi
@@ -791,6 +791,8 @@
                clocks = <&dpll_abe_m2x2_ck>, <&dpll_core_h22x2_ck>;
                ti,bit-shift = <24>;
                reg = <0x0520>;
+               assigned-clocks = <&ipu1_gfclk_mux>;
+               assigned-clock-parents = <&dpll_core_h22x2_ck>;
        };
 
        mcasp1_ahclkr_mux: mcasp1_ahclkr_mux@550 {