]> git.proxmox.com Git - mirror_qemu.git/history - target/riscv
projects / mirror_qemu.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
hw/openrisc/openrisc_sim: Parameterize initialization
[mirror_qemu.git] / target / riscv /
2022-02-23 Peter MaydellMerge remote-tracking branch 'remotes/berrange-gitlab... tree | commitdiff
2022-02-22 Peter MaydellMerge remote-tracking branch 'remotes/lvivier-gitlab... tree | commitdiff
2022-02-22 Peter MaydellMerge remote-tracking branch 'remotes/thuth-gitlab... tree | commitdiff
2022-02-21 Peter MaydellMerge remote-tracking branch 'remotes/bonzini-gitlab... tree | commitdiff
2022-02-21 Philippe Mathieu... target: Add missing "qemu/timer.h" include tree | commitdiff
2022-02-16 Peter MaydellMerge remote-tracking branch 'remotes/alistair/tags... tree | commitdiff
2022-02-16 Weiwei Litarget/riscv: add support for svpbmt extension tree | commitdiff
2022-02-16 Weiwei Litarget/riscv: add support for svinval extension tree | commitdiff
2022-02-16 Weiwei Litarget/riscv: add support for svnapot extension tree | commitdiff
2022-02-16 Weiwei Litarget/riscv: add PTE_A/PTE_D/PTE_U bits check for... tree | commitdiff
2022-02-16 Guo Rentarget/riscv: Ignore reserved bits in PTE for RV64 tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Allow users to force enable AIA CSRs... tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA IMSIC interface CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA xiselect and xireg CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA mtopi, stopi, and vstopi... tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA interrupt filtering CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA hvictl and hviprioX CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA CSRs for 64 local interrupt... tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement AIA local interrupt priorities tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Allow AIA device emulation to set ireg... tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Add defines for AIA CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Add AIA cpu feature tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Allow setting CPU feature from machine... tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Improve delivery of guest external interrupts tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement hgeie and hgeip CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Implement SGEIP bit in hip and hie CSRs tree | commitdiff
2022-02-16 Anup Pateltarget/riscv: Fix trap cause for RV32 HS-mode CSR acces... tree | commitdiff
2022-02-16 LIU Zhiweitarget/riscv: Fix vill field write in vtype tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: Add XVentanaCondOps custom extension tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: iterate over a table of decoders tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: access cfg structure through DisasContext tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: access configuration through cfg_ptr... tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: riscv_tr_init_disas_context: copy pointer... tree | commitdiff
2022-02-16 Philipp Tomsichtarget/riscv: refactor (anonymous struct) RISCVCPU... tree | commitdiff
2022-02-16 Frédéric Pétrottarget/riscv: correct "code should not be reached"... tree | commitdiff
2022-02-02 Peter MaydellMerge remote-tracking branch 'remotes/hdeller/tags... tree | commitdiff
2022-01-21 Peter MaydellMerge remote-tracking branch 'remotes/alistair/tags... tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Relax UXL field for debugging tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Enable uxl field write tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Set default XLEN for hypervisor tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Adjust scalar reg in vector with XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Adjust vector address with mask tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Fix check range for first fault only tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Remove VILL field in VTYPE tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Adjust vsetvl according to XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Split out the vill from vtype tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Split pm_enabled into mask and base tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Calculate address according to XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Alloc tcg global for cur_pm[mask|base] tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Create current pm fields in env tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Adjust csr write mask with XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Relax debug check for pm write tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Use gdb xml according to max mxlen tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Extend pc for runtime pc write tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Ignore the pc bits above XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Create xl field in env tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Sign extend pc for different XLEN tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Sign extend link reg for jal and jalr tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Don't save pc when exception return tree | commitdiff
2022-01-21 LIU Zhiweitarget/riscv: Adjust pmpcfg access with mxl tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Allow Zve32f extension to be... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f support for narrowing... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f support for widening... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f support for single... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f support for scalar... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f support for configura... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve32f extension into RISC-V tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Allow Zve64f extension to be... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for narrowing... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for widening... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for single... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for scalar... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for vsmul... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for vmulh... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for load... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f support for configura... tree | commitdiff
2022-01-21 Frank Changtarget/riscv: rvv-1.0: Add Zve64f extension into RISC-V tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Support virtual time context synchronization tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Implement virtual time adjusting with... tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Add kvm_riscv_get/put_regs_timer tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Add host cpu type tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Handle KVM_EXIT_RISCV_SBI exit tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Support setting external interrupt by KVM tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Support start kernel directly by KVM tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Implement kvm_arch_put_registers tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Implement kvm_arch_get_registers tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Implement function kvm_arch_init_vcpu tree | commitdiff
2022-01-21 Yifei Jiangtarget/riscv: Add target/riscv/kvm.c to place the publi... tree | commitdiff
2022-01-12 Cédric Le GoaterMerge tag 'qemu-slof-20220110' of github.com:aik/qemu... tree | commitdiff
2022-01-11 Peter MaydellMerge remote-tracking branch 'remotes/philmd/tags/sdmmc... tree | commitdiff
2022-01-11 Peter MaydellMerge remote-tracking branch 'remotes/mst/tags/for_upst... tree | commitdiff
2022-01-08 Richard HendersonMerge tag 'bsd-user-arm-pull-request' of gitlab.com... tree | commitdiff
2022-01-08 Richard HendersonMerge tag 'pull-riscv-to-apply-20220108' of github... tree | commitdiff
2022-01-08 Alistair Francistarget/riscv: Implement the stval/mtval illegal instruction tree | commitdiff
2022-01-08 Alistair Francistarget/riscv: Fixup setting GVA tree | commitdiff
2022-01-08 Alistair Francistarget/riscv: Set the opcode in DisasContext tree | commitdiff
2022-01-08 Frédéric Pétrottarget/riscv: actual functions to realize crs 128-bit... tree | commitdiff
2022-01-08 Frédéric Pétrottarget/riscv: modification of the trans_csrxx for 128... tree | commitdiff
2022-01-08 Frédéric Pétrottarget/riscv: helper functions to wrap calls to 128... tree | commitdiff
2022-01-08 Frédéric Pétrottarget/riscv: adding high part of some csrs tree | commitdiff
next
QEMU mirror