]>
2023-02-06 | Christoph Müllner | target/riscv: add a MAINTAINERS entry for XThead* extension... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadFmv ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Add initial support for T-Head C906 Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Set minimum priv version for Zfh to 1.11 Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding T-Head FMemIdx extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding T-Head MemIdx extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding T-Head MemPair extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding T-Head multiply-accumulate instructions Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadCondMov ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadBs ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadBb ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadBa ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadSync ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Christoph Müllner | RISC-V: Adding XTheadCmo ISA extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv: change riscv_compute_fdt_addr() semantics Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv: split fdt address calculation from fdt load Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv/boot.c: calculate fdt size after fdt_pack() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Sergey Matyukevich | target/riscv: set tval for triggered watchpoints Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv/spike.c: rename MachineState 'mc' pointers... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv/virt.c: rename MachineState 'mc' pointers... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Daniel Henrique... | hw/riscv/virt.c: calculate socket count once in create_fdt_i... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Anup Patel | target/riscv: Ensure opcode is saved for all relevant... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Anup Patel | target/riscv: No need to re-start QEMU timer when timecmp... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Anup Patel | target/riscv: Don't clear mask in riscv_cpu_update_mip... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Anup Patel | target/riscv: Update VS timer whenever htimedelta changes Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Alistair Francis | hw/riscv: boot: Don't use CSRs if they are disabled Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Wilfred Mallawa | include/hw/riscv/opentitan: update opentitan IRQs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-02-06 | Philipp Tomsich | target/riscv: update disas.c for xnor/orn/andn and... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/virt.c: move create_fw_cfg() back to virt_machine_i... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Richard Henderson | target/riscv: Remove helper_set_rod_rounding_mode Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Richard Henderson | target/riscv: Introduce helper_set_rounding_mode_chkfrm Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Richard Henderson | tcg/riscv: Use tcg_pcrel_diff in tcg_out_ldst Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Andrew Bresticker | target/riscv: Trap on writes to stimecmp from VS when... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Andrew Bresticker | target/riscv: Fix up masking of vsip/vsie accesses Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv: use ms->fdt in riscv_socket_fdt_write_distance_mat... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv: use MachineState::fdt in riscv_socket_fdt_write_id() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/virt.c: remove 'is_32_bit' param from create_fdt_so... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/sifive_u.c: simplify create_fdt() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/virt.c: simplify create_fdt() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/spike.c: simplify create_fdt() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | target/riscv: Use TARGET_FMT_lx for env->mhartid Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | target/riscv/cpu.c: do not skip misa logic in riscv_cpu_real... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | target/riscv/cpu: set cpu->cfg in register_cpu_props() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/boot.c: use MachineState in riscv_load_kernel() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/boot.c: use MachineState in riscv_load_initrd() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/spike.c: load initrd right after riscv_load_kernel() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/boot.c: exit early if filename is NULL in... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/sifive_u: use 'fdt' from MachineState Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/spike: use 'fdt' from MachineState Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | tests/avocado: add RISC-V OpenSBI boot test Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Dongxue Zhang | target/riscv/cpu.c: Fix elen check Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/riscv: spike: Decouple create_fdt() dependency to... Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/riscv/boot.c: Introduce riscv_find_firmware() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/boot.c: introduce riscv_default_firmware_name() Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Daniel Henrique... | hw/riscv/boot.c: make riscv_find_firmware() static Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/riscv: spike: Remove the out-of-date comments Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Support console output via proxy... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Remove forward declarations for... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Move registers from CPUArchState... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Use conventional 's' for HTIFState Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Drop useless assignment of memory... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Drop {to, from}host_size in HTIFState Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-20 | Bin Meng | hw/char: riscv_htif: Avoid using magic numbers Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Fix the pending register range... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: opentitan: Drop "hartid-base" and "priority... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Change "priority-base" to start... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: virt: Fix the value of "riscv, ndev" in the dtb Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: sifive_u: Avoid using magic number for "riscv... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: sifive_e: Fix the number of interrupt sources... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: microchip_pfsoc: Fix the number of interrupt... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Update "num-sources" property... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Use error_setg() to propagate... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Improve robustness of the PLIC... Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: sifive_plic: Drop PLICMode_H Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: spike: Remove misleading comments Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: Sort machines Kconfig options in alphabetical... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: Fix opentitan dependency to SIFIVE_PLIC Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/intc: Select MSI_NONBROKEN in RISC-V AIA interrupt... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Christoph Muellner | RISC-V: Add Zawrs ISA extension support Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | target/riscv: Clear mstatus.MPRV when leaving M-mode... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | target/riscv: Simplify helper_sret() a little bit Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Richard Henderson | target/riscv: Set pc_succ_insn for !rvc illegal insn Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | target/riscv: Fix mret exception cause when no pmp... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Jim Shu | hw/intc: sifive_plic: fix out-of-bound access of source_prio... Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Conor Dooley | hw/{misc, riscv}: pfsoc: add system controller as unimplemented Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Conor Dooley | hw/riscv: pfsoc: add missing FICs as unimplemented Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Conor Dooley | hw/misc: pfsoc: add fabric clocks to ioscb Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Bin Meng | target/riscv: Add some comments for sstatus CSR in... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Jim Shu | target/riscv: support cache-related PMU events in virtual... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Atish Patra | hw/riscv: virt: Remove the redundant ipi-id property Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Anup Patel | target/riscv: Typo fix in sstc() predicate Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Frédéric Pétrot | hw/intc: sifive_plic: Renumber the S irqs for numa... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | LIU Zhiwei | target/riscv: Add itrigger_enabled field to CPURISCVState Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | LIU Zhiwei | target/riscv: Enable native debug itrigger Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | LIU Zhiwei | target/riscv: Add itrigger support when icount is enabled Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | LIU Zhiwei | target/riscv: Add itrigger support when icount is not... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
2023-01-06 | Mayuresh Chitale | target/riscv: generate virtual instruction exception Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
next |