projects / mirror_qemu.git / search
| 2022-04-22 | Frank Chang | hw/intc: Support 32/64-bit mtimecmp and mtime accesses... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Frank Chang | hw/intc: Add .impl.[min|max]_access_size declaration... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Niklas Cassel | hw/riscv: virt: fix DT property mmu-type when CPU mmu... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Nicolas Pitre | target/riscv/pmp: fix NAPOT range computation overflow Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Ralf Ramsauer | hw/riscv: virt: Exit if the user provided -bios in... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Richard Henderson | target/riscv: Use cpu_loop_exit_restore directly from... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Weiwei Li | target/riscv: fix start byte for vmv<nf>r.v when vstart... Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Add isa extenstion strings to the device... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Tsukasa OI | target/riscv: misa to ISA string conversion fix Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Weiwei Li | target/riscv: optimize helper for vmv<nr>r.v Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Weiwei Li | target/riscv: optimize condition assign for scale < 0 Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Bin Meng | target/riscv: Add initial support for the Sdtrig extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Alistair Francis | target/riscv: Allow software access to MIP SEIP Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Alistair Francis | target/riscv: cpu: Fixup indentation Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Enable privileged spec version 1.12 Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Add *envcfg* CSRs support Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Add support for mconfigptr Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Introduce privilege version field in... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Add the privileged spec version 1.12.0 Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Atish Patra | target/riscv: Define simpler privileged spec version... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Wilfred Mallawa | riscv: opentitan: Connect opentitan SPI Host Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-04-22 | Wilfred Mallawa | hw/ssi: Add Ibex SPI device model Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-31 | Yueh-Ting (eop)... | target/riscv: rvv: Add missing early exit condition... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-31 | Palmer Dabbelt | target/riscv: Avoid leaking "no translation" TLB entries Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: expose zfinx, zdinx, zhinx{min} properties Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: add support for zhinx/zhinxmin Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: add support for zdinx Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: add support for zfinx Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: hardwire mstatus.FS to zero when enable... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Weiwei Li | target/riscv: add cfg properties for zfinx, zdinx and... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Wilfred Mallawa | hw: riscv: opentitan: fixup SPI addresses Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Anup Patel | hw/riscv: virt: Increase maximum number of allowed... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Anup Patel | docs/system: riscv: Document AIA options for virt machine Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Anup Patel | hw/riscv: virt: Add optional AIA IMSIC support to virt... Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Anup Patel | hw/intc: Add RISC-V AIA IMSIC device emulation Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Anup Patel | hw/riscv: virt: Add optional AIA APLIC support to virt... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-03-03 | Philipp Tomsich | target/riscv: fix inverted checks for ext_zb[abcs] Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Yu Li | docs/system: riscv: Update description of CPU Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Weiwei Li | target/riscv: add support for svpbmt extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Weiwei Li | target/riscv: add support for svinval extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Weiwei Li | target/riscv: add support for svnapot extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Weiwei Li | target/riscv: add PTE_A/PTE_D/PTE_U bits check for... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Guo Ren | target/riscv: Ignore reserved bits in PTE for RV64 Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | hw/intc: Add RISC-V AIA APLIC device emulation Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Allow users to force enable AIA CSRs... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | hw/riscv: virt: Use AIA INTC compatible string when... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA IMSIC interface CSRs Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA xiselect and xireg CSRs Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA mtopi, stopi, and vstopi... Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA interrupt filtering CSRs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA hvictl and hviprioX CSRs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA CSRs for 64 local interrupts... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement AIA local interrupt priorities Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Allow AIA device emulation to set ireg... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Add defines for AIA CSRs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Add AIA cpu feature Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Allow setting CPU feature from machine... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Improve delivery of guest external interrupts Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement hgeie and hgeip CSRs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Implement SGEIP bit in hip and hie CSRs Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Anup Patel | target/riscv: Fix trap cause for RV32 HS-mode CSR access... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | LIU Zhiwei | target/riscv: Fix vill field write in vtype Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: add a MAINTAINERS entry for XVentanaCondOps Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: Add XVentanaCondOps custom extension Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: iterate over a table of decoders Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: access cfg structure through DisasContext Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: access configuration through cfg_ptr... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: riscv_tr_init_disas_context: copy pointer... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Philipp Tomsich | target/riscv: refactor (anonymous struct) RISCVCPU... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Frédéric Pétrot | target/riscv: correct "code should not be reached"... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Petr Tesarik | Allow setting up to 8 bytes with the generic loader Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-02-16 | Wilfred Mallawa | include: hw: remove ibex_plic.h Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Relax UXL field for debugging Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Enable uxl field write Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Set default XLEN for hypervisor Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Adjust scalar reg in vector with XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Adjust vector address with mask Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Fix check range for first fault only Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Remove VILL field in VTYPE Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Adjust vsetvl according to XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Split out the vill from vtype Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Split pm_enabled into mask and base Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Calculate address according to XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Alloc tcg global for cur_pm[mask|base] Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Create current pm fields in env Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Adjust csr write mask with XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Relax debug check for pm write Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Use gdb xml according to max mxlen Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Extend pc for runtime pc write Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Ignore the pc bits above XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Create xl field in env Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Sign extend pc for different XLEN Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Sign extend link reg for jal and jalr Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Don't save pc when exception return Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | LIU Zhiwei | target/riscv: Adjust pmpcfg access with mxl Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | Anup Patel | roms/opensbi: Remove ELF images Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | Anup Patel | hw/riscv: Remove macros for ELF BIOS image names Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | Anup Patel | hw/riscv: spike: Allow using binary firmware as bios Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | Frank Chang | target/riscv: rvv-1.0: Allow Zve32f extension to be... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| 2022-01-21 | Frank Chang | target/riscv: rvv-1.0: Add Zve32f support for narrowing... Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com> |
commit | commitdiff | tree |
| next | |||