]> git.proxmox.com Git - mirror_qemu.git/shortlog
mirror_qemu.git
2020-07-04 Peter MaydellMerge remote-tracking branch 'remotes/dgilbert/tags...
2020-07-04 Peter MaydellMerge remote-tracking branch 'remotes/cohuck/tags/s390x...
2020-07-03 Peter MaydellMerge remote-tracking branch 'remotes/kevin/tags/for...
2020-07-03 Peter MaydellMerge remote-tracking branch 'remotes/alistair/tags...
2020-07-03 Keqian Zhumigration: Count new_dirty instead of real_dirty
2020-07-03 Dr. David Alan... migration: postcopy take proper error return
2020-07-03 Dr. David Alan... virtiofsd: Allow addition or removal of capabilities
2020-07-03 Dr. David Alan... virtiofsd: Check capability calls
2020-07-03 Dr. David Alan... virtiofsd: Terminate capability list
2020-07-03 Peter MaydellMerge remote-tracking branch 'remotes/maxreitz/tags...
2020-07-03 Cornelia HuckMerge tag 's390-ccw-bios-2020-07-02' into s390-next...
2020-07-03 Halil Pasics390x/pci: fix set_ind_atomic
2020-07-03 Halil Pasicvirtio-ccw: fix virtio_set_ind_atomic
2020-07-03 Richard Hendersontarget/s390x: Fix SQXBR
2020-07-03 Peter MaydellMerge remote-tracking branch 'remotes/kraxel/tags/seabi...
2020-07-03 Philippe Mathieu... iotests: Fix 051 output after qdev_init_nofail() removal
2020-07-03 Max Reitziotests.py: Do not wait() before communicate()
2020-07-03 Kevin Wolfvvfat: Fix array_remove_slice()
2020-07-03 Kevin Wolfvvfat: Check that updated filenames are valid
2020-07-03 Stefan Hajnocziqemu-storage-daemon: add missing cleanup calls
2020-07-03 Stefan Hajnocziqemu-storage-daemon: remember to add qemu_object_opts
2020-07-03 Kevin Wolfqemu-img convert: Don't pre-zero images
2020-07-02 LIU Zhiweitarget/riscv: configure and turn on vector extension...
2020-07-02 LIU Zhiweitarget/riscv: vector compress instruction
2020-07-02 LIU Zhiweitarget/riscv: vector register gather instruction
2020-07-02 LIU Zhiweitarget/riscv: vector slide instructions
2020-07-02 LIU Zhiweitarget/riscv: floating-point scalar move instructions
2020-07-02 LIU Zhiweitarget/riscv: integer scalar move instruction
2020-07-02 LIU Zhiweitarget/riscv: integer extract instruction
2020-07-02 LIU Zhiweitarget/riscv: vector element index instruction
2020-07-02 LIU Zhiweitarget/riscv: vector iota instruction
2020-07-02 LIU Zhiweitarget/riscv: set-X-first mask bit
2020-07-02 LIU Zhiweitarget/riscv: vmfirst find-first-set mask bit
2020-07-02 LIU Zhiweitarget/riscv: vector mask population count vmpopc
2020-07-02 LIU Zhiweitarget/riscv: vector mask-register logical instructions
2020-07-02 LIU Zhiweitarget/riscv: vector widening floating-point reduction...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width floating-point reduct...
2020-07-02 LIU Zhiweitarget/riscv: vector wideing integer reduction instructions
2020-07-02 LIU Zhiweitarget/riscv: vector single-width integer reduction...
2020-07-02 LIU Zhiweitarget/riscv: narrowing floating-point/integer type...
2020-07-02 LIU Zhiweitarget/riscv: widening floating-point/integer type...
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point/integer type-conver...
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point merge instructions
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point classify instructions
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point compare instructions
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point sign-injection...
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point min/max instructions
2020-07-02 LIU Zhiweitarget/riscv: vector floating-point square-root instruction
2020-07-02 LIU Zhiweitarget/riscv: vector widening floating-point fused...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width floating-point fused...
2020-07-02 LIU Zhiweitarget/riscv: vector widening floating-point multiply
2020-07-02 LIU Zhiweitarget/riscv: vector single-width floating-point multip...
2020-07-02 LIU Zhiweitarget/riscv: vector widening floating-point add/subtra...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width floating-point add...
2020-07-02 LIU Zhiweitarget/riscv: vector narrowing fixed-point clip instruc...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width scaling shift instruc...
2020-07-02 LIU Zhiweitarget/riscv: vector widening saturating scaled multipl...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width fractional multiply...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width averaging add and...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width saturating add and...
2020-07-02 LIU Zhiweitarget/riscv: vector integer merge and move instructions
2020-07-02 LIU Zhiweitarget/riscv: vector widening integer multiply-add...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width integer multiply...
2020-07-02 LIU Zhiweitarget/riscv: vector widening integer multiply instructions
2020-07-02 LIU Zhiweitarget/riscv: vector integer divide instructions
2020-07-02 LIU Zhiweitarget/riscv: vector single-width integer multiply...
2020-07-02 LIU Zhiweitarget/riscv: vector integer min/max instructions
2020-07-02 LIU Zhiweitarget/riscv: vector integer comparison instructions
2020-07-02 LIU Zhiweitarget/riscv: vector narrowing integer right shift...
2020-07-02 LIU Zhiweitarget/riscv: vector single-width bit shift instructions
2020-07-02 LIU Zhiweitarget/riscv: vector bitwise logical instructions
2020-07-02 LIU Zhiweitarget/riscv: vector integer add-with-carry / subtract...
2020-07-02 LIU Zhiweitarget/riscv: vector widening integer add and subtract
2020-07-02 LIU Zhiweitarget/riscv: vector single-width integer add and subtract
2020-07-02 LIU Zhiweitarget/riscv: add vector amo operations
2020-07-02 LIU Zhiweitarget/riscv: add fault-only-first unit stride load
2020-07-02 LIU Zhiweitarget/riscv: add vector index load and store instructions
2020-07-02 LIU Zhiweitarget/riscv: add vector stride load and store instructions
2020-07-02 LIU Zhiweitarget/riscv: add an internals.h header
2020-07-02 LIU Zhiweitarget/riscv: add vector configure instruction
2020-07-02 LIU Zhiweitarget/riscv: support vector extension csr
2020-07-02 LIU Zhiweitarget/riscv: implementation-defined constant parameters
2020-07-02 LIU Zhiweitarget/riscv: add vector extension field in CPURISCVState
2020-07-02 Alistair Francishw/riscv: Allow 64 bit access to SiFive CLINT
2020-07-02 Jessica Clarkeriscv: plic: Add a couple of mising sifive_plic_update...
2020-07-02 Jessica Clarkeriscv: plic: Honour source priorities
2020-07-02 Peter MaydellMerge remote-tracking branch 'remotes/armbru/tags/pull...
2020-07-02 Gerd Hoffmannseabios: update binaries
2020-07-02 Gerd Hoffmannseabios: update 128k config
2020-07-02 Gerd Hoffmannseabios: update submodule to pre-1.14 master snapshot
2020-07-02 Peter MaydellMerge remote-tracking branch 'remotes/kraxel/tags/vga...
2020-07-02 Markus Armbrustermigration/rdma: Plug memory leaks in qemu_rdma_registra...
2020-07-02 Markus Armbrusterarm/{bcm2835,fsl-imx25,fsl-imx6}: Fix realize error...
2020-07-02 Markus Armbrusterhw/arm/armsse: Fix armsse_realize() error API violation
2020-07-02 Markus Armbrusteraspeed: Fix realize error API violation
2020-07-02 Markus Armbrusterarm/stm32f205 arm/stm32f405: Fix realize error API...
2020-07-02 Markus Armbrusteramd_iommu: Fix amdvi_realize() error API violation
2020-07-02 Markus Armbrusterx86: Fix x86_cpu_new() error handling
2020-07-02 Thomas Huthpc-bios/s390: Update s390-ccw bios binaries with the...
2020-07-02 Thomas Huthpc-bios/s390-ccw: Generate and include dependency files...
next